ryujinx/ChocolArm64
1
0
Fork 0
mirror of https://github.com/Ryujinx/ChocolArm64.git synced 2024-12-22 19:35:38 +00:00
Code Issues Packages Projects Releases Wiki Activity

Remove some calls generated on the CPU for inexistent intrinsic methods

Browse source
This commit is contained in:
gdkchan 2018-05-23 00:27:48 -03:00
parent 173c3e616d
commit e54a0ff9c6
1 changed files with 3 additions and 10 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

13
Instruction/AInstEmitSimdCmp.cs
View file

@ -14,7 +14,7 @@ namespace ChocolArm64.Instruction
{
public static void Cmeq_V(AILEmitterCtx Context)
{
if (AOptimizations.UseSse2 && Context.CurrOp is AOpCodeSimdReg)
if (AOptimizations.UseSse2 && Context.CurrOp is AOpCodeSimdReg Op && Op.Size < 3)
{
EmitSse2Call(Context, nameof(Sse2.CompareEqual));
}
@ -26,19 +26,12 @@ namespace ChocolArm64.Instruction
public static void Cmge_V(AILEmitterCtx Context)
{
if (AOptimizations.UseSse2 && Context.CurrOp is AOpCodeSimdReg)
{
EmitSse2Call(Context, nameof(Sse2.CompareGreaterThanOrEqual));
}
else
{
EmitVectorCmp(Context, OpCodes.Bge_S);
}
EmitVectorCmp(Context, OpCodes.Bge_S);
}
public static void Cmgt_V(AILEmitterCtx Context)
{
if (AOptimizations.UseSse2 && Context.CurrOp is AOpCodeSimdReg)
if (AOptimizations.UseSse2 && Context.CurrOp is AOpCodeSimdReg Op && Op.Size < 3)
{
EmitSse2Call(Context, nameof(Sse2.CompareGreaterThan));
}