mirror of
https://github.com/Ryujinx/Ryujinx.git
synced 2024-11-07 20:58:44 +00:00
2f16491712
* Get rid of Reflection.Emit dependency on CPU and Shader projects * Remove useless private sets * Missed those due to the alignment
50 lines
1.4 KiB
C#
50 lines
1.4 KiB
C#
using ARMeilleure.IntermediateRepresentation;
|
|
using System;
|
|
|
|
namespace ARMeilleure.Decoders
|
|
{
|
|
class OpCode : IOpCode
|
|
{
|
|
public ulong Address { get; }
|
|
public int RawOpCode { get; }
|
|
|
|
public int OpCodeSizeInBytes { get; protected set; } = 4;
|
|
|
|
public InstDescriptor Instruction { get; protected set; }
|
|
|
|
public RegisterSize RegisterSize { get; protected set; }
|
|
|
|
public static OpCode Create(InstDescriptor inst, ulong address, int opCode) => new OpCode(inst, address, opCode);
|
|
|
|
public OpCode(InstDescriptor inst, ulong address, int opCode)
|
|
{
|
|
Address = address;
|
|
RawOpCode = opCode;
|
|
|
|
Instruction = inst;
|
|
|
|
RegisterSize = RegisterSize.Int64;
|
|
}
|
|
|
|
public int GetPairsCount() => GetBitsCount() / 16;
|
|
public int GetBytesCount() => GetBitsCount() / 8;
|
|
|
|
public int GetBitsCount()
|
|
{
|
|
switch (RegisterSize)
|
|
{
|
|
case RegisterSize.Int32: return 32;
|
|
case RegisterSize.Int64: return 64;
|
|
case RegisterSize.Simd64: return 64;
|
|
case RegisterSize.Simd128: return 128;
|
|
}
|
|
|
|
throw new InvalidOperationException();
|
|
}
|
|
|
|
public OperandType GetOperandType()
|
|
{
|
|
return RegisterSize == RegisterSize.Int32 ? OperandType.I32 : OperandType.I64;
|
|
}
|
|
}
|
|
} |