yuzu/unicorn
1
0
Fork 0
mirror of https://github.com/yuzu-emu/unicorn.git synced 2025-04-17 23:41:41 +00:00
Code Issues Packages Projects Releases Wiki Activity

target/arm: Implement SVE floating-point trig select coefficient

Browse source 
Backports commit a1f233f25fd502f9a5b40c14df1b4dbdda463487 from qemu
This commit is contained in:
Richard Henderson 2018-05-20 05:04:04 -04:00 committed by Lioncash
parent d6c18fc788
commit 0249ab3f7e
No known key found for this signature in database
GPG key ID: 4E3C3CC1031BA9C7
7 changed files with 81 additions and 0 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

3
qemu/aarch64.h
View file

@ -3356,6 +3356,9 @@
#define helper_sve_fneg_d helper_sve_fneg_d_aarch64
#define helper_sve_fneg_h helper_sve_fneg_h_aarch64
#define helper_sve_fneg_s helper_sve_fneg_s_aarch64
#define helper_sve_ftssel_d helper_sve_ftssel_d_aarch64
#define helper_sve_ftssel_h helper_sve_ftssel_h_aarch64
#define helper_sve_ftssel_s helper_sve_ftssel_s_aarch64
#define helper_sve_index_b helper_sve_index_b_aarch64
#define helper_sve_index_d helper_sve_index_d_aarch64
#define helper_sve_index_h helper_sve_index_h_aarch64

3
qemu/aarch64eb.h
View file

@ -3356,6 +3356,9 @@
#define helper_sve_fneg_d helper_sve_fneg_d_aarch64eb
#define helper_sve_fneg_h helper_sve_fneg_h_aarch64eb
#define helper_sve_fneg_s helper_sve_fneg_s_aarch64eb
#define helper_sve_ftssel_d helper_sve_ftssel_d_aarch64eb
#define helper_sve_ftssel_h helper_sve_ftssel_h_aarch64eb
#define helper_sve_ftssel_s helper_sve_ftssel_s_aarch64eb
#define helper_sve_index_b helper_sve_index_b_aarch64eb
#define helper_sve_index_d helper_sve_index_d_aarch64eb
#define helper_sve_index_h helper_sve_index_h_aarch64eb

3
qemu/header_gen.py
View file

@ -3377,6 +3377,9 @@ aarch64_symbols = (
'helper_sve_fneg_d',
'helper_sve_fneg_h',
'helper_sve_fneg_s',
'helper_sve_ftssel_d',
'helper_sve_ftssel_h',
'helper_sve_ftssel_s',
'helper_sve_index_b',
'helper_sve_index_d',
'helper_sve_index_h',

4
qemu/target/arm/helper-sve.h
View file

@ -389,6 +389,10 @@ DEF_HELPER_FLAGS_3(sve_fexpa_h, TCG_CALL_NO_RWG, void, ptr, ptr, i32)
DEF_HELPER_FLAGS_3(sve_fexpa_s, TCG_CALL_NO_RWG, void, ptr, ptr, i32)
DEF_HELPER_FLAGS_3(sve_fexpa_d, TCG_CALL_NO_RWG, void, ptr, ptr, i32)
DEF_HELPER_FLAGS_4(sve_ftssel_h, TCG_CALL_NO_RWG, void, ptr, ptr, ptr, i32)
DEF_HELPER_FLAGS_4(sve_ftssel_s, TCG_CALL_NO_RWG, void, ptr, ptr, ptr, i32)
DEF_HELPER_FLAGS_4(sve_ftssel_d, TCG_CALL_NO_RWG, void, ptr, ptr, ptr, i32)
DEF_HELPER_FLAGS_5(sve_and_pppp, TCG_CALL_NO_RWG, void, ptr, ptr, ptr, ptr, i32)
DEF_HELPER_FLAGS_5(sve_bic_pppp, TCG_CALL_NO_RWG, void, ptr, ptr, ptr, ptr, i32)
DEF_HELPER_FLAGS_5(sve_eor_pppp, TCG_CALL_NO_RWG, void, ptr, ptr, ptr, ptr, i32)

4
qemu/target/arm/sve.decode
View file

@ -295,6 +295,10 @@ ADR_p64 00000100 11 1 ..... 1010 .. ..... ..... @rd_rn_msz_rm
# Note esz != 0
FEXPA 00000100 .. 1 00000 101110 ..... ..... @rd_rn
# SVE floating-point trig select coefficient
# Note esz != 0
FTSSEL 00000100 .. 1 ..... 101100 ..... ..... @rd_rn_rm
### SVE Predicate Logical Operations Group
# SVE predicate logical operations

43
qemu/target/arm/sve_helper.c
View file

@ -23,6 +23,7 @@
#include "exec/cpu_ldst.h"
#include "exec/helper-proto.h"
#include "tcg/tcg-gvec-desc.h"
#include "fpu/softfloat.h"
/* Note that vector data is stored in host-endian 64-bit chunks,
so addressing units smaller than that needs a host-endian fixup. */
@ -1191,3 +1192,45 @@ void HELPER(sve_fexpa_d)(void *vd, void *vn, uint32_t desc)
d[i] = coeff[idx] | (exp << 52);
}
}
void HELPER(sve_ftssel_h)(void *vd, void *vn, void *vm, uint32_t desc)
{
intptr_t i, opr_sz = simd_oprsz(desc) / 2;
uint16_t *d = vd, *n = vn, *m = vm;
for (i = 0; i < opr_sz; i += 1) {
uint16_t nn = n[i];
uint16_t mm = m[i];
if (mm & 1) {
nn = float16_one;
}
d[i] = nn ^ (mm & 2) << 14;
}
}
void HELPER(sve_ftssel_s)(void *vd, void *vn, void *vm, uint32_t desc)
{
intptr_t i, opr_sz = simd_oprsz(desc) / 4;
uint32_t *d = vd, *n = vn, *m = vm;
for (i = 0; i < opr_sz; i += 1) {
uint32_t nn = n[i];
uint32_t mm = m[i];
if (mm & 1) {
nn = float32_one;
}
d[i] = nn ^ (mm & 2) << 30;
}
}
void HELPER(sve_ftssel_d)(void *vd, void *vn, void *vm, uint32_t desc)
{
intptr_t i, opr_sz = simd_oprsz(desc) / 8;
uint64_t *d = vd, *n = vn, *m = vm;
for (i = 0; i < opr_sz; i += 1) {
uint64_t nn = n[i];
uint64_t mm = m[i];
if (mm & 1) {
nn = float64_one;
}
d[i] = nn ^ (mm & 2) << 62;
}
}

21
qemu/target/arm/translate-sve.c
View file

@ -976,6 +976,27 @@ static bool trans_FEXPA(DisasContext *s, arg_rr_esz *a, uint32_t insn)
return true;
}
static bool trans_FTSSEL(DisasContext *s, arg_rrr_esz *a, uint32_t insn)
{
static gen_helper_gvec_3 * const fns[4] = {
NULL,
gen_helper_sve_ftssel_h,
gen_helper_sve_ftssel_s,
gen_helper_sve_ftssel_d,
};
if (a->esz == 0) {
return false;
}
if (sve_access_check(s)) {
TCGContext *tcg_ctx = s->uc->tcg_ctx;
unsigned vsz = vec_full_reg_size(s);
tcg_gen_gvec_3_ool(tcg_ctx, vec_full_reg_offset(s, a->rd),
vec_full_reg_offset(s, a->rn),
vec_full_reg_offset(s, a->rm),
vsz, vsz, 0, fns[a->esz]);
}
return true;
}
/*
*** SVE Predicate Logical Operations Group