mirror of
https://github.com/yuzu-emu/unicorn.git
synced 2025-03-23 03:45:14 +00:00
target/arm: Make CFSR register banked for v8M
Make the CFSR register banked if v8M security extensions are enabled. Not all the bits in this register are banked: the BFSR bits [15:8] are shared between S and NS, and we store them in the NS copy of the register. Backports commit 334e8dad7a109d15cb20b090131374ae98682a50 from qemu
This commit is contained in:
parent
74c66cc2a9
commit
07b9144ef2
|
@ -429,7 +429,7 @@ typedef struct CPUARMState {
|
|||
uint32_t basepri[2];
|
||||
uint32_t control[2];
|
||||
uint32_t ccr[2]; /* Configuration and Control */
|
||||
uint32_t cfsr; /* Configurable Fault Status */
|
||||
uint32_t cfsr[2]; /* Configurable Fault Status */
|
||||
uint32_t hfsr; /* HardFault Status */
|
||||
uint32_t dfsr; /* Debug Fault Status Register */
|
||||
uint32_t mmfar[2]; /* MemManage Fault Address */
|
||||
|
@ -1182,6 +1182,11 @@ FIELD(V7M_CFSR, NOCP, 16 + 3, 1)
|
|||
FIELD(V7M_CFSR, UNALIGNED, 16 + 8, 1)
|
||||
FIELD(V7M_CFSR, DIVBYZERO, 16 + 9, 1)
|
||||
|
||||
/* V7M CFSR bit masks covering all of the subregister bits */
|
||||
FIELD(V7M_CFSR, MMFSR, 0, 8)
|
||||
FIELD(V7M_CFSR, BFSR, 8, 8)
|
||||
FIELD(V7M_CFSR, UFSR, 16, 16)
|
||||
|
||||
/* V7M HFSR bits */
|
||||
FIELD(V7M_HFSR, VECTTBL, 1, 1)
|
||||
FIELD(V7M_HFSR, FORCED, 30, 1)
|
||||
|
|
|
@ -5488,7 +5488,7 @@ static void do_v7m_exception_exit(ARMCPU *cpu)
|
|||
/* Bad exception return: instead of popping the exception
|
||||
* stack, directly take a usage fault on the current stack.
|
||||
*/
|
||||
env->v7m.cfsr |= R_V7M_CFSR_INVPC_MASK;
|
||||
env->v7m.cfsr[env->v7m.secure] |= R_V7M_CFSR_INVPC_MASK;
|
||||
// Unicorn: commented out
|
||||
//armv7m_nvic_set_pending(env->nvic, ARMV7M_EXCP_USAGE);
|
||||
v7m_exception_taken(cpu, type | 0xf0000000);
|
||||
|
@ -5532,7 +5532,7 @@ static void do_v7m_exception_exit(ARMCPU *cpu)
|
|||
/* Take an INVPC UsageFault by pushing the stack again. */
|
||||
// Unicorn: commented out
|
||||
//armv7m_nvic_set_pending(env->nvic, ARMV7M_EXCP_USAGE);
|
||||
env->v7m.cfsr |= R_V7M_CFSR_INVPC_MASK;
|
||||
env->v7m.cfsr[env->v7m.secure] |= R_V7M_CFSR_INVPC_MASK;
|
||||
v7m_push_stack(cpu);
|
||||
v7m_exception_taken(cpu, type | 0xf0000000);
|
||||
qemu_log_mask(CPU_LOG_INT, "...taking UsageFault on new stackframe: "
|
||||
|
@ -5593,15 +5593,15 @@ void arm_v7m_cpu_do_interrupt(CPUState *cs)
|
|||
switch (cs->exception_index) {
|
||||
case EXCP_UDEF:
|
||||
//armv7m_nvic_set_pending(env->nvic, ARMV7M_EXCP_USAGE);
|
||||
env->v7m.cfsr |= R_V7M_CFSR_UNDEFINSTR_MASK;
|
||||
env->v7m.cfsr[env->v7m.secure] |= R_V7M_CFSR_UNDEFINSTR_MASK;
|
||||
break;
|
||||
case EXCP_NOCP:
|
||||
//armv7m_nvic_set_pending(env->nvic, ARMV7M_EXCP_USAGE);
|
||||
env->v7m.cfsr |= R_V7M_CFSR_NOCP_MASK;
|
||||
env->v7m.cfsr[env->v7m.secure] |= R_V7M_CFSR_NOCP_MASK;
|
||||
break;
|
||||
case EXCP_INVSTATE:
|
||||
//armv7m_nvic_set_pending(env->nvic, ARMV7M_EXCP_USAGE);
|
||||
env->v7m.cfsr |= R_V7M_CFSR_INVSTATE_MASK;
|
||||
env->v7m.cfsr[env->v7m.secure] |= R_V7M_CFSR_INVSTATE_MASK;
|
||||
break;
|
||||
case EXCP_SWI:
|
||||
/* The PC already points to the next instruction. */
|
||||
|
@ -5617,11 +5617,11 @@ void arm_v7m_cpu_do_interrupt(CPUState *cs)
|
|||
case 0x8: /* External Abort */
|
||||
switch (cs->exception_index) {
|
||||
case EXCP_PREFETCH_ABORT:
|
||||
env->v7m.cfsr |= R_V7M_CFSR_PRECISERR_MASK;
|
||||
env->v7m.cfsr[M_REG_NS] |= R_V7M_CFSR_PRECISERR_MASK;
|
||||
qemu_log_mask(CPU_LOG_INT, "...with CFSR.PRECISERR\n");
|
||||
break;
|
||||
case EXCP_DATA_ABORT:
|
||||
env->v7m.cfsr |=
|
||||
env->v7m.cfsr[M_REG_NS] |=
|
||||
(R_V7M_CFSR_IBUSERR_MASK | R_V7M_CFSR_BFARVALID_MASK);
|
||||
env->v7m.bfar = env->exception.vaddress;
|
||||
qemu_log_mask(CPU_LOG_INT,
|
||||
|
@ -5638,11 +5638,11 @@ void arm_v7m_cpu_do_interrupt(CPUState *cs)
|
|||
*/
|
||||
switch (cs->exception_index) {
|
||||
case EXCP_PREFETCH_ABORT:
|
||||
env->v7m.cfsr |= R_V7M_CFSR_IACCVIOL_MASK;
|
||||
env->v7m.cfsr[env->v7m.secure] |= R_V7M_CFSR_IACCVIOL_MASK;
|
||||
qemu_log_mask(CPU_LOG_INT, "...with CFSR.IACCVIOL\n");
|
||||
break;
|
||||
case EXCP_DATA_ABORT:
|
||||
env->v7m.cfsr |=
|
||||
env->v7m.cfsr[env->v7m.secure] |=
|
||||
(R_V7M_CFSR_DACCVIOL_MASK | R_V7M_CFSR_MMARVALID_MASK);
|
||||
env->v7m.mmfar[env->v7m.secure] = env->exception.vaddress;
|
||||
qemu_log_mask(CPU_LOG_INT,
|
||||
|
|
Loading…
Reference in a new issue