mirror of
https://github.com/yuzu-emu/unicorn.git
synced 2024-12-23 13:45:40 +00:00
target/arm: Convert VCADD (vector) to decodetree
Convert the VCADD (vector) insns to decodetree. Backports commit 94d5eb7b3f72fbbdee55d7908e9cb6de95949f4b from qemu
This commit is contained in:
parent
d8287755b2
commit
1d4dba1e5a
|
@ -35,4 +35,7 @@
|
|||
%vd_sp 12:4 22:1
|
||||
|
||||
VCMLA 1111 110 rot:2 . 1 size:1 .... .... 1000 . q:1 . 0 .... \
|
||||
vm=%vm_dp vn=%vn_dp vd=%vd_dp
|
||||
vm=%vm_dp vn=%vn_dp vd=%vd_dp
|
||||
|
||||
VCADD 1111 110 rot:1 1 . 0 size:1 .... .... 1000 . q:1 . 0 .... \
|
||||
vm=%vm_dp vn=%vn_dp vd=%vd_dp
|
||||
|
|
|
@ -68,3 +68,41 @@ static bool trans_VCMLA(DisasContext *s, arg_VCMLA *a)
|
|||
tcg_temp_free_ptr(tcg_ctx, fpst);
|
||||
return true;
|
||||
}
|
||||
|
||||
static bool trans_VCADD(DisasContext *s, arg_VCADD *a)
|
||||
{
|
||||
int opr_sz;
|
||||
TCGv_ptr fpst;
|
||||
gen_helper_gvec_3_ptr *fn_gvec_ptr;
|
||||
TCGContext *tcg_ctx = s->uc->tcg_ctx;
|
||||
|
||||
if (!dc_isar_feature(aa32_vcma, s)
|
||||
|| (!a->size && !dc_isar_feature(aa32_fp16_arith, s))) {
|
||||
return false;
|
||||
}
|
||||
|
||||
/* UNDEF accesses to D16-D31 if they don't exist. */
|
||||
if (!dc_isar_feature(aa32_simd_r32, s) &&
|
||||
((a->vd | a->vn | a->vm) & 0x10)) {
|
||||
return false;
|
||||
}
|
||||
|
||||
if ((a->vn | a->vm | a->vd) & a->q) {
|
||||
return false;
|
||||
}
|
||||
|
||||
if (!vfp_access_check(s)) {
|
||||
return true;
|
||||
}
|
||||
|
||||
opr_sz = (1 + a->q) * 8;
|
||||
fpst = get_fpstatus_ptr(s, 1);
|
||||
fn_gvec_ptr = a->size ? gen_helper_gvec_fcadds : gen_helper_gvec_fcaddh;
|
||||
tcg_gen_gvec_3_ptr(tcg_ctx, vfp_reg_offset(1, a->vd),
|
||||
vfp_reg_offset(1, a->vn),
|
||||
vfp_reg_offset(1, a->vm),
|
||||
fpst, opr_sz, opr_sz, a->rot,
|
||||
fn_gvec_ptr);
|
||||
tcg_temp_free_ptr(tcg_ctx, fpst);
|
||||
return true;
|
||||
}
|
||||
|
|
|
@ -7181,16 +7181,7 @@ static int disas_neon_insn_3same_ext(DisasContext *s, uint32_t insn)
|
|||
bool is_long = false, q = extract32(insn, 6, 1);
|
||||
bool ptr_is_env = false;
|
||||
|
||||
if ((insn & 0xfea00f10) == 0xfc800800) {
|
||||
/* VCADD -- 1111 110R 1.0S .... .... 1000 ...0 .... */
|
||||
int size = extract32(insn, 20, 1);
|
||||
data = extract32(insn, 24, 1); /* rot */
|
||||
if (!dc_isar_feature(aa32_vcma, s)
|
||||
|| (!size && !dc_isar_feature(aa32_fp16_arith, s))) {
|
||||
return 1;
|
||||
}
|
||||
fn_gvec_ptr = size ? gen_helper_gvec_fcadds : gen_helper_gvec_fcaddh;
|
||||
} else if ((insn & 0xfeb00f00) == 0xfc200d00) {
|
||||
if ((insn & 0xfeb00f00) == 0xfc200d00) {
|
||||
/* V[US]DOT -- 1111 1100 0.10 .... .... 1101 .Q.U .... */
|
||||
bool u = extract32(insn, 4, 1);
|
||||
if (!dc_isar_feature(aa32_dp, s)) {
|
||||
|
|
Loading…
Reference in a new issue