yuzu/unicorn
1
0
Fork 0
mirror of https://github.com/yuzu-emu/unicorn.git synced 2025-02-25 13:46:54 +00:00
Code Issues Packages Projects Releases Wiki Activity

target/sparc: optimize various functions using extract op

Browse source 
Done with the Coccinelle semantic patch
scripts/coccinelle/tcg_gen_extract.cocci.

Backports commit 0b1183e315cce99102898bda54f69b685157a507 from qemu
This commit is contained in:
Philippe Mathieu-Daudé 2018-03-03 23:11:26 -05:00 committed by Lioncash
parent e5486b636b
commit 3827b167e2
No known key found for this signature in database
GPG key ID: 4E3C3CC1031BA9C7
1 changed files with 5 additions and 10 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

15
qemu/target/sparc/translate.c
View file

@ -379,8 +379,7 @@ static inline void gen_mov_reg_N(DisasContext *dc, TCGv reg, TCGv_i32 src)
TCGContext *tcg_ctx = dc->uc->tcg_ctx;
tcg_gen_extu_i32_tl(tcg_ctx, reg, src);
tcg_gen_shri_tl(tcg_ctx, reg, reg, PSR_NEG_SHIFT);
tcg_gen_andi_tl(tcg_ctx, reg, reg, 0x1);
tcg_gen_extract_tl(tcg_ctx, reg, reg, PSR_NEG_SHIFT, 1);
}
static inline void gen_mov_reg_Z(DisasContext *dc, TCGv reg, TCGv_i32 src)
@ -388,8 +387,7 @@ static inline void gen_mov_reg_Z(DisasContext *dc, TCGv reg, TCGv_i32 src)
TCGContext *tcg_ctx = dc->uc->tcg_ctx;
tcg_gen_extu_i32_tl(tcg_ctx, reg, src);
tcg_gen_shri_tl(tcg_ctx, reg, reg, PSR_ZERO_SHIFT);
tcg_gen_andi_tl(tcg_ctx, reg, reg, 0x1);
tcg_gen_extract_tl(tcg_ctx, reg, reg, PSR_ZERO_SHIFT, 1);
}
static inline void gen_mov_reg_V(DisasContext *dc, TCGv reg, TCGv_i32 src)
@ -397,8 +395,7 @@ static inline void gen_mov_reg_V(DisasContext *dc, TCGv reg, TCGv_i32 src)
TCGContext *tcg_ctx = dc->uc->tcg_ctx;
tcg_gen_extu_i32_tl(tcg_ctx, reg, src);
tcg_gen_shri_tl(tcg_ctx, reg, reg, PSR_OVF_SHIFT);
tcg_gen_andi_tl(tcg_ctx, reg, reg, 0x1);
tcg_gen_extract_tl(tcg_ctx, reg, reg, PSR_OVF_SHIFT, 1);
}
static inline void gen_mov_reg_C(DisasContext *dc, TCGv reg, TCGv_i32 src)
@ -406,8 +403,7 @@ static inline void gen_mov_reg_C(DisasContext *dc, TCGv reg, TCGv_i32 src)
TCGContext *tcg_ctx = dc->uc->tcg_ctx;
tcg_gen_extu_i32_tl(tcg_ctx, reg, src);
tcg_gen_shri_tl(tcg_ctx, reg, reg, PSR_CARRY_SHIFT);
tcg_gen_andi_tl(tcg_ctx, reg, reg, 0x1);
tcg_gen_extract_tl(tcg_ctx, reg, reg, PSR_CARRY_SHIFT, 1);
}
#if 0
@ -682,8 +678,7 @@ static inline void gen_op_mulscc(DisasContext *dc, TCGv dst, TCGv src1, TCGv src
// env->y = (b2 << 31) | (env->y >> 1);
tcg_gen_andi_tl(tcg_ctx, r_temp, tcg_ctx->cpu_cc_src, 0x1);
tcg_gen_shli_tl(tcg_ctx, r_temp, r_temp, 31);
tcg_gen_shri_tl(tcg_ctx, t0, tcg_ctx->cpu_y, 1);
tcg_gen_andi_tl(tcg_ctx, t0, t0, 0x7fffffff);
tcg_gen_extract_tl(tcg_ctx, t0, tcg_ctx->cpu_y, 1, 31);
tcg_gen_or_tl(tcg_ctx, t0, t0, r_temp);
tcg_gen_andi_tl(tcg_ctx, tcg_ctx->cpu_y, t0, 0xffffffff);