yuzu/unicorn
1
0
Fork 0
mirror of https://github.com/yuzu-emu/unicorn.git synced 2025-07-01 12:38:13 +00:00
Code Issues Packages Projects Releases Wiki Activity

target/arm: Merge TBFLAG_AA_TB{0, 1} to TBII

Browse source 
We will shortly want to talk about TBI as it relates to data.
Passing around a pair of variables is less convenient than a
single variable.

Backports commit 476a4692f06e381117fb7ad0d04d37c9c2612198 from qemu
This commit is contained in:
Richard Henderson 2019-01-22 16:19:53 -05:00 committed by Lioncash
parent b6415f7a4b
commit 3fbde0ab73
No known key found for this signature in database
GPG key ID: 4E3C3CC1031BA9C7
4 changed files with 11 additions and 13 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

3
qemu/target/arm/cpu.h
View file

@ -2924,8 +2924,7 @@ FIELD(TBFLAG_A32, HANDLER, 21, 1)
FIELD(TBFLAG_A32, STACKCHECK, 22, 1) FIELD(TBFLAG_A32, STACKCHECK, 22, 1)
/* Bit usage when in AArch64 state */ /* Bit usage when in AArch64 state */
FIELD(TBFLAG_A64, TBI0, 0, 1) FIELD(TBFLAG_A64, TBII, 0, 2)
FIELD(TBFLAG_A64, TBI1, 1, 1)
FIELD(TBFLAG_A64, SVEEXC_EL, 2, 2) FIELD(TBFLAG_A64, SVEEXC_EL, 2, 2)
FIELD(TBFLAG_A64, ZCR_LEN, 4, 4) FIELD(TBFLAG_A64, ZCR_LEN, 4, 4)
FIELD(TBFLAG_A64, PAUTH_ACTIVE, 8, 1) FIELD(TBFLAG_A64, PAUTH_ACTIVE, 8, 1)

5
qemu/target/arm/helper.c
View file

@ -12249,10 +12249,9 @@ void cpu_get_tb_cpu_state(CPUARMState *env, target_ulong *pc,
*pc = env->pc; *pc = env->pc;
flags = FIELD_DP32(flags, TBFLAG_ANY, AARCH64_STATE, 1); flags = FIELD_DP32(flags, TBFLAG_ANY, AARCH64_STATE, 1);
/* Get control bits for tagged addresses */ /* Get control bits for tagged addresses */
flags = FIELD_DP32(flags, TBFLAG_A64, TBI0, flags = FIELD_DP32(flags, TBFLAG_A64, TBII,
(arm_regime_tbi1(env, mmu_idx) << 1) |
arm_regime_tbi0(env, mmu_idx)); arm_regime_tbi0(env, mmu_idx));
flags = FIELD_DP32(flags, TBFLAG_A64, TBI1,
arm_regime_tbi1(env, mmu_idx));
if (cpu_isar_feature(aa64_sve, cpu)) { if (cpu_isar_feature(aa64_sve, cpu)) {
int sve_el = sve_exception_el(env, current_el); int sve_el = sve_exception_el(env, current_el);

13
qemu/target/arm/translate-a64.c
View file

@ -294,13 +294,15 @@ void gen_a64_set_pc_im(DisasContext *s, uint64_t val)
static void gen_a64_set_pc(DisasContext *s, TCGv_i64 src) static void gen_a64_set_pc(DisasContext *s, TCGv_i64 src)
{ {
TCGContext *tcg_ctx = s->uc->tcg_ctx; TCGContext *tcg_ctx = s->uc->tcg_ctx;
/* Note that TBII is TBI1:TBI0. */
int tbi = s->tbii;
if (s->current_el <= 1) { if (s->current_el <= 1) {
/* Test if NEITHER or BOTH TBI values are set. If so, no need to /* Test if NEITHER or BOTH TBI values are set. If so, no need to
* examine bit 55 of address, can just generate code. * examine bit 55 of address, can just generate code.
* If mixed, then test via generated code * If mixed, then test via generated code
*/ */
if (s->tbi0 && s->tbi1) { if (tbi == 3) {
TCGv_i64 tmp_reg = tcg_temp_new_i64(tcg_ctx); TCGv_i64 tmp_reg = tcg_temp_new_i64(tcg_ctx);
/* Both bits set, sign extension from bit 55 into [63:56] will /* Both bits set, sign extension from bit 55 into [63:56] will
* cover both cases * cover both cases
@ -308,7 +310,7 @@ static void gen_a64_set_pc(DisasContext *s, TCGv_i64 src)
tcg_gen_shli_i64(tcg_ctx, tmp_reg, src, 8); tcg_gen_shli_i64(tcg_ctx, tmp_reg, src, 8);
tcg_gen_sari_i64(tcg_ctx, tcg_ctx->cpu_pc, tmp_reg, 8); tcg_gen_sari_i64(tcg_ctx, tcg_ctx->cpu_pc, tmp_reg, 8);
tcg_temp_free_i64(tcg_ctx, tmp_reg); tcg_temp_free_i64(tcg_ctx, tmp_reg);
} else if (!s->tbi0 && !s->tbi1) { } else if (tbi == 0) {
/* Neither bit set, just load it as-is */ /* Neither bit set, just load it as-is */
tcg_gen_mov_i64(tcg_ctx, tcg_ctx->cpu_pc, src); tcg_gen_mov_i64(tcg_ctx, tcg_ctx->cpu_pc, src);
} else { } else {
@ -318,7 +320,7 @@ static void gen_a64_set_pc(DisasContext *s, TCGv_i64 src)
tcg_gen_andi_i64(tcg_ctx, tcg_bit55, src, (1ull << 55)); tcg_gen_andi_i64(tcg_ctx, tcg_bit55, src, (1ull << 55));
if (s->tbi0) { if (tbi == 1) {
/* tbi0==1, tbi1==0, so 0-fill upper byte if bit 55 = 0 */ /* tbi0==1, tbi1==0, so 0-fill upper byte if bit 55 = 0 */
tcg_gen_andi_i64(tcg_ctx, tcg_tmpval, src, tcg_gen_andi_i64(tcg_ctx, tcg_tmpval, src,
0x00FFFFFFFFFFFFFFull); 0x00FFFFFFFFFFFFFFull);
@ -336,7 +338,7 @@ static void gen_a64_set_pc(DisasContext *s, TCGv_i64 src)
tcg_temp_free_i64(tcg_ctx, tcg_tmpval); tcg_temp_free_i64(tcg_ctx, tcg_tmpval);
} }
} else { /* EL > 1 */ } else { /* EL > 1 */
if (s->tbi0) { if (tbi != 0) {
/* Force tag byte to all zero */ /* Force tag byte to all zero */
tcg_gen_andi_i64(tcg_ctx, tcg_ctx->cpu_pc, src, 0x00FFFFFFFFFFFFFFull); tcg_gen_andi_i64(tcg_ctx, tcg_ctx->cpu_pc, src, 0x00FFFFFFFFFFFFFFull);
} else { } else {
@ -14004,8 +14006,7 @@ static void aarch64_tr_init_disas_context(DisasContextBase *dcbase,
dc->condexec_cond = 0; dc->condexec_cond = 0;
core_mmu_idx = FIELD_EX32(tb_flags, TBFLAG_ANY, MMUIDX); core_mmu_idx = FIELD_EX32(tb_flags, TBFLAG_ANY, MMUIDX);
dc->mmu_idx = core_to_arm_mmu_idx(env, core_mmu_idx); dc->mmu_idx = core_to_arm_mmu_idx(env, core_mmu_idx);
dc->tbi0 = FIELD_EX32(tb_flags, TBFLAG_A64, TBI0); dc->tbii = FIELD_EX32(tb_flags, TBFLAG_A64, TBII);
dc->tbi1 = FIELD_EX32(tb_flags, TBFLAG_A64, TBI1);
dc->current_el = arm_mmu_idx_to_el(dc->mmu_idx); dc->current_el = arm_mmu_idx_to_el(dc->mmu_idx);
#if !defined(CONFIG_USER_ONLY) #if !defined(CONFIG_USER_ONLY)
dc->user = (dc->current_el == 0); dc->user = (dc->current_el == 0);

3
qemu/target/arm/translate.h
View file

@ -25,8 +25,7 @@ typedef struct DisasContext {
int user; int user;
#endif #endif
ARMMMUIdx mmu_idx; /* MMU index to use for normal loads/stores */ ARMMMUIdx mmu_idx; /* MMU index to use for normal loads/stores */
bool tbi0; /* TBI0 for EL0/1 or TBI for EL2/3 */ uint8_t tbii; /* TBI1|TBI0 for EL0/1 or TBI for EL2/3 */
bool tbi1; /* TBI1 for EL0/1, not used for EL2/3 */
bool ns; /* Use non-secure CPREG bank on access */ bool ns; /* Use non-secure CPREG bank on access */
int fp_excp_el; /* FP exception EL or 0 if enabled */ int fp_excp_el; /* FP exception EL or 0 if enabled */
int sve_excp_el; /* SVE exception EL or 0 if enabled */ int sve_excp_el; /* SVE exception EL or 0 if enabled */