yuzu/unicorn
1
0
Fork 0
mirror of https://github.com/yuzu-emu/unicorn.git synced 2025-05-11 11:42:21 +00:00
Code Issues Packages Projects Releases Wiki Activity

target/arm: Decode Load/store register (pac)

Browse source 
Not that there are any stores involved, but why argue with ARM's
naming convention.

Backports commit bd889f4810839a2b68e339696ccf7c406cd62879 from qemu
This commit is contained in:
Richard Henderson 2019-01-22 15:57:20 -05:00 committed by Lioncash
parent 8356fc365f
commit 5de5903d1c
No known key found for this signature in database
GPG key ID: 4E3C3CC1031BA9C7
1 changed files with 62 additions and 0 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

62
qemu/target/arm/translate-a64.c
View file

@ -3217,6 +3217,65 @@ static void disas_ldst_atomic(DisasContext *s, uint32_t insn,
s->be_data | size | MO_ALIGN); s->be_data | size | MO_ALIGN);
} }
/*
* PAC memory operations
*
* 31 30 27 26 24 22 21 12 11 10 5 0
* +------+-------+---+-----+-----+---+--------+---+---+----+-----+
* | size | 1 1 1 | V | 0 0 | M S | 1 | imm9 | W | 1 | Rn | Rt |
* +------+-------+---+-----+-----+---+--------+---+---+----+-----+
*
* Rt: the result register
* Rn: base address or SP
* V: vector flag (always 0 as of v8.3)
* M: clear for key DA, set for key DB
* W: pre-indexing flag
* S: sign for imm9.
*/
static void disas_ldst_pac(DisasContext *s, uint32_t insn,
int size, int rt, bool is_vector)
{
TCGContext *tcg_ctx = s->uc->tcg_ctx;
int rn = extract32(insn, 5, 5);
bool is_wback = extract32(insn, 11, 1);
bool use_key_a = !extract32(insn, 23, 1);
int offset;
TCGv_i64 tcg_addr, tcg_rt;
if (size != 3 || is_vector || !dc_isar_feature(aa64_pauth, s)) {
unallocated_encoding(s);
return;
}
if (rn == 31) {
gen_check_sp_alignment(s);
}
tcg_addr = read_cpu_reg_sp(s, rn, 1);
if (s->pauth_active) {
if (use_key_a) {
gen_helper_autda(tcg_ctx, tcg_addr, tcg_ctx->cpu_env, tcg_addr, tcg_ctx->cpu_X[31]);
} else {
gen_helper_autdb(tcg_ctx, tcg_addr, tcg_ctx->cpu_env, tcg_addr, tcg_ctx->cpu_X[31]);
}
}
/* Form the 10-bit signed, scaled offset. */
offset = (extract32(insn, 22, 1) << 9) | extract32(insn, 12, 9);
offset = sextract32(offset << size, 0, 10 + size);
tcg_gen_addi_i64(tcg_ctx, tcg_addr, tcg_addr, offset);
tcg_rt = cpu_reg(s, rt);
do_gpr_ld(s, tcg_rt, tcg_addr, size, /* is_signed */ false,
/* extend */ false, /* iss_valid */ !is_wback,
/* iss_srt */ rt, /* iss_sf */ true, /* iss_ar */ false);
if (is_wback) {
tcg_gen_mov_i64(tcg_ctx, cpu_reg_sp(s, rn), tcg_addr);
}
}
/* Load/store register (all forms) */ /* Load/store register (all forms) */
static void disas_ldst_reg(DisasContext *s, uint32_t insn) static void disas_ldst_reg(DisasContext *s, uint32_t insn)
{ {
@ -3242,6 +3301,9 @@ static void disas_ldst_reg(DisasContext *s, uint32_t insn)
case 2: case 2:
disas_ldst_reg_roffset(s, insn, opc, size, rt, is_vector); disas_ldst_reg_roffset(s, insn, opc, size, rt, is_vector);
return; return;
default:
disas_ldst_pac(s, insn, size, rt, is_vector);
return;
} }
break; break;
case 1: case 1: