yuzu/unicorn
1
0
Fork 0
mirror of https://github.com/yuzu-emu/unicorn.git synced 2025-01-09 21:45:28 +00:00
Code Issues Packages Projects Releases Wiki Activity

target/arm: Implement SVE fp complex multiply add

Browse source 
Backports commit 05f48bab3080fb876fbad8d8f14e6ba545432d67 from qemu
This commit is contained in:
Richard Henderson 2018-07-03 04:21:39 -04:00 committed by Lioncash
parent 79220741df
commit 63431f0c21
No known key found for this signature in database
GPG key ID: 4E3C3CC1031BA9C7
7 changed files with 217 additions and 0 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

3
qemu/aarch64.h
View file

@ -3552,6 +3552,9 @@
#define helper_sve_fcmgt0_d helper_sve_fcmgt0_d_aarch64 #define helper_sve_fcmgt0_d helper_sve_fcmgt0_d_aarch64
#define helper_sve_fcmgt0_h helper_sve_fcmgt0_h_aarch64 #define helper_sve_fcmgt0_h helper_sve_fcmgt0_h_aarch64
#define helper_sve_fcmgt0_s helper_sve_fcmgt0_s_aarch64 #define helper_sve_fcmgt0_s helper_sve_fcmgt0_s_aarch64
#define helper_sve_fcmla_zpzzz_d helper_sve_fcmla_zpzzz_d_aarch64
#define helper_sve_fcmla_zpzzz_h helper_sve_fcmla_zpzzz_h_aarch64
#define helper_sve_fcmla_zpzzz_s helper_sve_fcmla_zpzzz_s_aarch64
#define helper_sve_fcmle0_d helper_sve_fcmle0_d_aarch64 #define helper_sve_fcmle0_d helper_sve_fcmle0_d_aarch64
#define helper_sve_fcmle0_h helper_sve_fcmle0_h_aarch64 #define helper_sve_fcmle0_h helper_sve_fcmle0_h_aarch64
#define helper_sve_fcmle0_s helper_sve_fcmle0_s_aarch64 #define helper_sve_fcmle0_s helper_sve_fcmle0_s_aarch64

3
qemu/aarch64eb.h
View file

@ -3552,6 +3552,9 @@
#define helper_sve_fcmgt0_d helper_sve_fcmgt0_d_aarch64eb #define helper_sve_fcmgt0_d helper_sve_fcmgt0_d_aarch64eb
#define helper_sve_fcmgt0_h helper_sve_fcmgt0_h_aarch64eb #define helper_sve_fcmgt0_h helper_sve_fcmgt0_h_aarch64eb
#define helper_sve_fcmgt0_s helper_sve_fcmgt0_s_aarch64eb #define helper_sve_fcmgt0_s helper_sve_fcmgt0_s_aarch64eb
#define helper_sve_fcmla_zpzzz_d helper_sve_fcmla_zpzzz_d_aarch64eb
#define helper_sve_fcmla_zpzzz_h helper_sve_fcmla_zpzzz_h_aarch64eb
#define helper_sve_fcmla_zpzzz_s helper_sve_fcmla_zpzzz_s_aarch64eb
#define helper_sve_fcmle0_d helper_sve_fcmle0_d_aarch64eb #define helper_sve_fcmle0_d helper_sve_fcmle0_d_aarch64eb
#define helper_sve_fcmle0_h helper_sve_fcmle0_h_aarch64eb #define helper_sve_fcmle0_h helper_sve_fcmle0_h_aarch64eb
#define helper_sve_fcmle0_s helper_sve_fcmle0_s_aarch64eb #define helper_sve_fcmle0_s helper_sve_fcmle0_s_aarch64eb

3
qemu/header_gen.py
View file

@ -3573,6 +3573,9 @@ aarch64_symbols = (
'helper_sve_fcmgt0_d', 'helper_sve_fcmgt0_d',
'helper_sve_fcmgt0_h', 'helper_sve_fcmgt0_h',
'helper_sve_fcmgt0_s', 'helper_sve_fcmgt0_s',
'helper_sve_fcmla_zpzzz_d',
'helper_sve_fcmla_zpzzz_h',
'helper_sve_fcmla_zpzzz_s',
'helper_sve_fcmle0_d', 'helper_sve_fcmle0_d',
'helper_sve_fcmle0_h', 'helper_sve_fcmle0_h',
'helper_sve_fcmle0_s', 'helper_sve_fcmle0_s',

4
qemu/target/arm/helper-sve.h
View file

@ -1115,6 +1115,10 @@ DEF_HELPER_FLAGS_3(sve_fnmls_zpzzz_h, TCG_CALL_NO_RWG, void, env, ptr, i32)
DEF_HELPER_FLAGS_3(sve_fnmls_zpzzz_s, TCG_CALL_NO_RWG, void, env, ptr, i32) DEF_HELPER_FLAGS_3(sve_fnmls_zpzzz_s, TCG_CALL_NO_RWG, void, env, ptr, i32)
DEF_HELPER_FLAGS_3(sve_fnmls_zpzzz_d, TCG_CALL_NO_RWG, void, env, ptr, i32) DEF_HELPER_FLAGS_3(sve_fnmls_zpzzz_d, TCG_CALL_NO_RWG, void, env, ptr, i32)
DEF_HELPER_FLAGS_3(sve_fcmla_zpzzz_h, TCG_CALL_NO_RWG, void, env, ptr, i32)
DEF_HELPER_FLAGS_3(sve_fcmla_zpzzz_s, TCG_CALL_NO_RWG, void, env, ptr, i32)
DEF_HELPER_FLAGS_3(sve_fcmla_zpzzz_d, TCG_CALL_NO_RWG, void, env, ptr, i32)
DEF_HELPER_FLAGS_5(sve_ftmad_h, TCG_CALL_NO_RWG, void, ptr, ptr, ptr, ptr, i32) DEF_HELPER_FLAGS_5(sve_ftmad_h, TCG_CALL_NO_RWG, void, ptr, ptr, ptr, ptr, i32)
DEF_HELPER_FLAGS_5(sve_ftmad_s, TCG_CALL_NO_RWG, void, ptr, ptr, ptr, ptr, i32) DEF_HELPER_FLAGS_5(sve_ftmad_s, TCG_CALL_NO_RWG, void, ptr, ptr, ptr, ptr, i32)
DEF_HELPER_FLAGS_5(sve_ftmad_d, TCG_CALL_NO_RWG, void, ptr, ptr, ptr, ptr, i32) DEF_HELPER_FLAGS_5(sve_ftmad_d, TCG_CALL_NO_RWG, void, ptr, ptr, ptr, ptr, i32)

4
qemu/target/arm/sve.decode
View file

@ -739,6 +739,10 @@ MUL_zzi 00100101 .. 110 000 110 ........ ..... @rdn_i8s
FCADD 01100100 esz:2 00000 rot:1 100 pg:3 rm:5 rd:5 \ FCADD 01100100 esz:2 00000 rot:1 100 pg:3 rm:5 rd:5 \
rn=%reg_movprfx rn=%reg_movprfx
# SVE floating-point complex multiply-add (predicated)
FCMLA_zpzzz 01100100 esz:2 0 rm:5 0 rot:2 pg:3 rn:5 rd:5 \
ra=%reg_movprfx
### SVE FP Multiply-Add Indexed Group ### SVE FP Multiply-Add Indexed Group
# SVE floating-point multiply-add (indexed) # SVE floating-point multiply-add (indexed)

162
qemu/target/arm/sve_helper.c
View file

@ -3284,6 +3284,168 @@ void HELPER(sve_fcadd_d)(void *vd, void *vn, void *vm, void *vg,
} while (i != 0); } while (i != 0);
} }
/*
* FP Complex Multiply
*/
QEMU_BUILD_BUG_ON(SIMD_DATA_SHIFT + 22 > 32);
void HELPER(sve_fcmla_zpzzz_h)(CPUARMState *env, void *vg, uint32_t desc)
{
intptr_t j, i = simd_oprsz(desc);
unsigned rd = extract32(desc, SIMD_DATA_SHIFT, 5);
unsigned rn = extract32(desc, SIMD_DATA_SHIFT + 5, 5);
unsigned rm = extract32(desc, SIMD_DATA_SHIFT + 10, 5);
unsigned ra = extract32(desc, SIMD_DATA_SHIFT + 15, 5);
unsigned rot = extract32(desc, SIMD_DATA_SHIFT + 20, 2);
bool flip = rot & 1;
float16 neg_imag, neg_real;
void *vd = &env->vfp.zregs[rd];
void *vn = &env->vfp.zregs[rn];
void *vm = &env->vfp.zregs[rm];
void *va = &env->vfp.zregs[ra];
uint64_t *g = vg;
neg_imag = float16_set_sign(0, (rot & 2) != 0);
neg_real = float16_set_sign(0, rot == 1 || rot == 2);
do {
uint64_t pg = g[(i - 1) >> 6];
do {
float16 e1, e2, e3, e4, nr, ni, mr, mi, d;
/* I holds the real index; J holds the imag index. */
j = i - sizeof(float16);
i -= 2 * sizeof(float16);
nr = *(float16 *)(vn + H1_2(i));
ni = *(float16 *)(vn + H1_2(j));
mr = *(float16 *)(vm + H1_2(i));
mi = *(float16 *)(vm + H1_2(j));
e2 = (flip ? ni : nr);
e1 = (flip ? mi : mr) ^ neg_real;
e4 = e2;
e3 = (flip ? mr : mi) ^ neg_imag;
if (likely((pg >> (i & 63)) & 1)) {
d = *(float16 *)(va + H1_2(i));
d = float16_muladd(e2, e1, d, 0, &env->vfp.fp_status_f16);
*(float16 *)(vd + H1_2(i)) = d;
}
if (likely((pg >> (j & 63)) & 1)) {
d = *(float16 *)(va + H1_2(j));
d = float16_muladd(e4, e3, d, 0, &env->vfp.fp_status_f16);
*(float16 *)(vd + H1_2(j)) = d;
}
} while (i & 63);
} while (i != 0);
}
void HELPER(sve_fcmla_zpzzz_s)(CPUARMState *env, void *vg, uint32_t desc)
{
intptr_t j, i = simd_oprsz(desc);
unsigned rd = extract32(desc, SIMD_DATA_SHIFT, 5);
unsigned rn = extract32(desc, SIMD_DATA_SHIFT + 5, 5);
unsigned rm = extract32(desc, SIMD_DATA_SHIFT + 10, 5);
unsigned ra = extract32(desc, SIMD_DATA_SHIFT + 15, 5);
unsigned rot = extract32(desc, SIMD_DATA_SHIFT + 20, 2);
bool flip = rot & 1;
float32 neg_imag, neg_real;
void *vd = &env->vfp.zregs[rd];
void *vn = &env->vfp.zregs[rn];
void *vm = &env->vfp.zregs[rm];
void *va = &env->vfp.zregs[ra];
uint64_t *g = vg;
neg_imag = float32_set_sign(0, (rot & 2) != 0);
neg_real = float32_set_sign(0, rot == 1 || rot == 2);
do {
uint64_t pg = g[(i - 1) >> 6];
do {
float32 e1, e2, e3, e4, nr, ni, mr, mi, d;
/* I holds the real index; J holds the imag index. */
j = i - sizeof(float32);
i -= 2 * sizeof(float32);
nr = *(float32 *)(vn + H1_2(i));
ni = *(float32 *)(vn + H1_2(j));
mr = *(float32 *)(vm + H1_2(i));
mi = *(float32 *)(vm + H1_2(j));
e2 = (flip ? ni : nr);
e1 = (flip ? mi : mr) ^ neg_real;
e4 = e2;
e3 = (flip ? mr : mi) ^ neg_imag;
if (likely((pg >> (i & 63)) & 1)) {
d = *(float32 *)(va + H1_2(i));
d = float32_muladd(e2, e1, d, 0, &env->vfp.fp_status);
*(float32 *)(vd + H1_2(i)) = d;
}
if (likely((pg >> (j & 63)) & 1)) {
d = *(float32 *)(va + H1_2(j));
d = float32_muladd(e4, e3, d, 0, &env->vfp.fp_status);
*(float32 *)(vd + H1_2(j)) = d;
}
} while (i & 63);
} while (i != 0);
}
void HELPER(sve_fcmla_zpzzz_d)(CPUARMState *env, void *vg, uint32_t desc)
{
intptr_t j, i = simd_oprsz(desc);
unsigned rd = extract32(desc, SIMD_DATA_SHIFT, 5);
unsigned rn = extract32(desc, SIMD_DATA_SHIFT + 5, 5);
unsigned rm = extract32(desc, SIMD_DATA_SHIFT + 10, 5);
unsigned ra = extract32(desc, SIMD_DATA_SHIFT + 15, 5);
unsigned rot = extract32(desc, SIMD_DATA_SHIFT + 20, 2);
bool flip = rot & 1;
float64 neg_imag, neg_real;
void *vd = &env->vfp.zregs[rd];
void *vn = &env->vfp.zregs[rn];
void *vm = &env->vfp.zregs[rm];
void *va = &env->vfp.zregs[ra];
uint64_t *g = vg;
neg_imag = float64_set_sign(0, (rot & 2) != 0);
neg_real = float64_set_sign(0, rot == 1 || rot == 2);
do {
uint64_t pg = g[(i - 1) >> 6];
do {
float64 e1, e2, e3, e4, nr, ni, mr, mi, d;
/* I holds the real index; J holds the imag index. */
j = i - sizeof(float64);
i -= 2 * sizeof(float64);
nr = *(float64 *)(vn + H1_2(i));
ni = *(float64 *)(vn + H1_2(j));
mr = *(float64 *)(vm + H1_2(i));
mi = *(float64 *)(vm + H1_2(j));
e2 = (flip ? ni : nr);
e1 = (flip ? mi : mr) ^ neg_real;
e4 = e2;
e3 = (flip ? mr : mi) ^ neg_imag;
if (likely((pg >> (i & 63)) & 1)) {
d = *(float64 *)(va + H1_2(i));
d = float64_muladd(e2, e1, d, 0, &env->vfp.fp_status);
*(float64 *)(vd + H1_2(i)) = d;
}
if (likely((pg >> (j & 63)) & 1)) {
d = *(float64 *)(va + H1_2(j));
d = float64_muladd(e4, e3, d, 0, &env->vfp.fp_status);
*(float64 *)(vd + H1_2(j)) = d;
}
} while (i & 63);
} while (i != 0);
}
/* /*
* Load contiguous data, protected by a governing predicate. * Load contiguous data, protected by a governing predicate.
*/ */

38
qemu/target/arm/translate-sve.c
View file

@ -4126,6 +4126,44 @@ DO_FMLA(FNMLS_zpzzz, fnmls_zpzzz)
#undef DO_FMLA #undef DO_FMLA
static bool trans_FCMLA_zpzzz(DisasContext *s,
arg_FCMLA_zpzzz *a, uint32_t insn)
{
static gen_helper_sve_fmla * const fns[3] = {
gen_helper_sve_fcmla_zpzzz_h,
gen_helper_sve_fcmla_zpzzz_s,
gen_helper_sve_fcmla_zpzzz_d,
};
if (a->esz == 0) {
return false;
}
if (sve_access_check(s)) {
TCGContext *tcg_ctx = s->uc->tcg_ctx;
unsigned vsz = vec_full_reg_size(s);
unsigned desc;
TCGv_i32 t_desc;
TCGv_ptr pg = tcg_temp_new_ptr(tcg_ctx);
/* We would need 7 operands to pass these arguments "properly".
* So we encode all the register numbers into the descriptor.
*/
desc = deposit32(a->rd, 5, 5, a->rn);
desc = deposit32(desc, 10, 5, a->rm);
desc = deposit32(desc, 15, 5, a->ra);
desc = deposit32(desc, 20, 2, a->rot);
desc = sextract32(desc, 0, 22);
desc = simd_desc(vsz, vsz, desc);
t_desc = tcg_const_i32(tcg_ctx, desc);
tcg_gen_addi_ptr(tcg_ctx, pg, tcg_ctx->cpu_env, pred_full_reg_offset(s, a->pg));
fns[a->esz - 1](tcg_ctx, tcg_ctx->cpu_env, pg, t_desc);
tcg_temp_free_i32(tcg_ctx, t_desc);
tcg_temp_free_ptr(tcg_ctx, pg);
}
return true;
}
/* /*
*** SVE Floating Point Unary Operations Predicated Group *** SVE Floating Point Unary Operations Predicated Group
*/ */