yuzu/unicorn
1
0
Fork 0
mirror of https://github.com/yuzu-emu/unicorn.git synced 2025-01-08 22:45:43 +00:00
Code Issues Packages Projects Releases Wiki Activity

target/arm: Implement SVE Select Vectors Group

Browse source 
Backports commit d3fe4a29d754dee73cbf3cb7584db222981179ac from qemu
This commit is contained in:
Richard Henderson 2018-06-15 13:17:45 -04:00 committed by Lioncash
parent 7698c1634e
commit 7211d415a4
No known key found for this signature in database
GPG key ID: 4E3C3CC1031BA9C7
7 changed files with 84 additions and 0 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

4
qemu/aarch64.h
View file

@ -3469,6 +3469,10 @@
#define helper_sve_sdiv_zpzz_d helper_sve_sdiv_zpzz_d_aarch64
#define helper_sve_sdiv_zpzz_s helper_sve_sdiv_zpzz_s_aarch64
#define helper_sve_sel_pppp helper_sve_sel_pppp_aarch64
#define helper_sve_sel_zpzz_b helper_sve_sel_zpzz_b_aarch64
#define helper_sve_sel_zpzz_d helper_sve_sel_zpzz_d_aarch64
#define helper_sve_sel_zpzz_h helper_sve_sel_zpzz_h_aarch64
#define helper_sve_sel_zpzz_s helper_sve_sel_zpzz_s_aarch64
#define helper_sve_smax_zpzz_b helper_sve_smax_zpzz_b_aarch64
#define helper_sve_smax_zpzz_d helper_sve_smax_zpzz_d_aarch64
#define helper_sve_smax_zpzz_h helper_sve_smax_zpzz_h_aarch64

4
qemu/aarch64eb.h
View file

@ -3469,6 +3469,10 @@
#define helper_sve_sdiv_zpzz_d helper_sve_sdiv_zpzz_d_aarch64eb
#define helper_sve_sdiv_zpzz_s helper_sve_sdiv_zpzz_s_aarch64eb
#define helper_sve_sel_pppp helper_sve_sel_pppp_aarch64eb
#define helper_sve_sel_zpzz_b helper_sve_sel_zpzz_b_aarch64eb
#define helper_sve_sel_zpzz_d helper_sve_sel_zpzz_d_aarch64eb
#define helper_sve_sel_zpzz_h helper_sve_sel_zpzz_h_aarch64eb
#define helper_sve_sel_zpzz_s helper_sve_sel_zpzz_s_aarch64eb
#define helper_sve_smax_zpzz_b helper_sve_smax_zpzz_b_aarch64eb
#define helper_sve_smax_zpzz_d helper_sve_smax_zpzz_d_aarch64eb
#define helper_sve_smax_zpzz_h helper_sve_smax_zpzz_h_aarch64eb

4
qemu/header_gen.py
View file

@ -3490,6 +3490,10 @@ aarch64_symbols = (
'helper_sve_sdiv_zpzz_d',
'helper_sve_sdiv_zpzz_s',
'helper_sve_sel_pppp',
'helper_sve_sel_zpzz_b',
'helper_sve_sel_zpzz_d',
'helper_sve_sel_zpzz_h',
'helper_sve_sel_zpzz_s',
'helper_sve_smax_zpzz_b',
'helper_sve_smax_zpzz_d',
'helper_sve_smax_zpzz_h',

9
qemu/target/arm/helper-sve.h
View file

@ -195,6 +195,15 @@ DEF_HELPER_FLAGS_5(sve_lsl_zpzz_s, TCG_CALL_NO_RWG,
DEF_HELPER_FLAGS_5(sve_lsl_zpzz_d, TCG_CALL_NO_RWG,
void, ptr, ptr, ptr, ptr, i32)
DEF_HELPER_FLAGS_5(sve_sel_zpzz_b, TCG_CALL_NO_RWG,
void, ptr, ptr, ptr, ptr, i32)
DEF_HELPER_FLAGS_5(sve_sel_zpzz_h, TCG_CALL_NO_RWG,
void, ptr, ptr, ptr, ptr, i32)
DEF_HELPER_FLAGS_5(sve_sel_zpzz_s, TCG_CALL_NO_RWG,
void, ptr, ptr, ptr, ptr, i32)
DEF_HELPER_FLAGS_5(sve_sel_zpzz_d, TCG_CALL_NO_RWG,
void, ptr, ptr, ptr, ptr, i32)
DEF_HELPER_FLAGS_5(sve_asr_zpzw_b, TCG_CALL_NO_RWG,
void, ptr, ptr, ptr, ptr, i32)
DEF_HELPER_FLAGS_5(sve_asr_zpzw_h, TCG_CALL_NO_RWG,

6
qemu/target/arm/sve.decode
View file

@ -98,6 +98,7 @@
&rprr_esz rn=%reg_movprfx
@rdm_pg_rn ........ esz:2 ... ... ... pg:3 rn:5 rd:5 \
&rprr_esz rm=%reg_movprfx
@rd_pg4_rn_rm ........ esz:2 . rm:5 .. pg:4 rn:5 rd:5 &rprr_esz
# One register operand, with governing predicate, vector element size
@rd_pg_rn ........ esz:2 ... ... ... pg:3 rn:5 rd:5 &rpr_esz
@ -466,6 +467,11 @@ RBIT 00000101 .. 1001 11 100 ... ..... ..... @rd_pg_rn
# SVE vector splice (predicated)
SPLICE 00000101 .. 101 100 100 ... ..... ..... @rdn_pg_rm
### SVE Select Vectors Group
# SVE select vector elements (predicated)
SEL_zpzz 00000101 .. 1 ..... 11 .... ..... ..... @rd_pg4_rn_rm
### SVE Predicate Logical Operations Group
# SVE predicate logical operations

55
qemu/target/arm/sve_helper.c
View file

@ -2145,3 +2145,58 @@ void HELPER(sve_splice)(void *vd, void *vn, void *vm, void *vg, uint32_t desc)
}
swap_memmove(vd + len, vm, opr_sz * 8 - len);
}
void HELPER(sve_sel_zpzz_b)(void *vd, void *vn, void *vm,
void *vg, uint32_t desc)
{
intptr_t i, opr_sz = simd_oprsz(desc) / 8;
uint64_t *d = vd, *n = vn, *m = vm;
uint8_t *pg = vg;
for (i = 0; i < opr_sz; i += 1) {
uint64_t nn = n[i], mm = m[i];
uint64_t pp = expand_pred_b(pg[H1(i)]);
d[i] = (nn & pp) | (mm & ~pp);
}
}
void HELPER(sve_sel_zpzz_h)(void *vd, void *vn, void *vm,
void *vg, uint32_t desc)
{
intptr_t i, opr_sz = simd_oprsz(desc) / 8;
uint64_t *d = vd, *n = vn, *m = vm;
uint8_t *pg = vg;
for (i = 0; i < opr_sz; i += 1) {
uint64_t nn = n[i], mm = m[i];
uint64_t pp = expand_pred_h(pg[H1(i)]);
d[i] = (nn & pp) | (mm & ~pp);
}
}
void HELPER(sve_sel_zpzz_s)(void *vd, void *vn, void *vm,
void *vg, uint32_t desc)
{
intptr_t i, opr_sz = simd_oprsz(desc) / 8;
uint64_t *d = vd, *n = vn, *m = vm;
uint8_t *pg = vg;
for (i = 0; i < opr_sz; i += 1) {
uint64_t nn = n[i], mm = m[i];
uint64_t pp = expand_pred_s(pg[H1(i)]);
d[i] = (nn & pp) | (mm & ~pp);
}
}
void HELPER(sve_sel_zpzz_d)(void *vd, void *vn, void *vm,
void *vg, uint32_t desc)
{
intptr_t i, opr_sz = simd_oprsz(desc) / 8;
uint64_t *d = vd, *n = vn, *m = vm;
uint8_t *pg = vg;
for (i = 0; i < opr_sz; i += 1) {
uint64_t nn = n[i], mm = m[i];
d[i] = (pg[H1(i)] & 1 ? nn : mm);
}
}

2
qemu/target/arm/translate-sve.c
View file

@ -380,6 +380,8 @@ static bool trans_UDIV_zpzz(DisasContext *s, arg_rprr_esz *a, uint32_t insn)
return do_zpzz_ool(s, a, fns[a->esz]);
}
DO_ZPZZ(SEL, sel)
#undef DO_ZPZZ
/*