mirror of
https://github.com/yuzu-emu/unicorn.git
synced 2024-12-23 05:05:36 +00:00
tcg: fix s/compliment/complement/ typos
Backports commit 1d349821551c2da4dfefe36c6ac17319f33ebbd5 from qemu
This commit is contained in:
parent
6835b2dd13
commit
7e8902eccc
|
@ -90,7 +90,7 @@ typedef struct DisasContext {
|
|||
int rex_x, rex_b;
|
||||
#endif
|
||||
int vex_l; /* vex vector length */
|
||||
int vex_v; /* vex vvvv register, without 1's compliment. */
|
||||
int vex_v; /* vex vvvv register, without 1's complement. */
|
||||
int ss32; /* 32 bit stack segment */
|
||||
CCOp cc_op; /* current CC operation */
|
||||
CCOp last_cc_op; /* Unicorn: last CC operation. Save this to see if cc_op has changed */
|
||||
|
|
|
@ -4171,7 +4171,7 @@ DISAS_INSN(bfext_reg)
|
|||
TCGv shift;
|
||||
|
||||
/* In general, we're going to rotate the field so that it's at the
|
||||
top of the word and then right-shift by the compliment of the
|
||||
top of the word and then right-shift by the complement of the
|
||||
width to extend the field. */
|
||||
if (ext & 0x20) {
|
||||
/* Variable width. */
|
||||
|
|
|
@ -556,7 +556,7 @@ E.g. VECL=1 -> 64 << 1 -> v128, and VECE=2 -> 1 << 2 -> i32.
|
|||
* orc_vec v0, v1, v2
|
||||
* not_vec v0, v1
|
||||
|
||||
Similarly, logical operations with and without compliment.
|
||||
Similarly, logical operations with and without complement.
|
||||
Note that VECE is unused.
|
||||
|
||||
* shli_vec v0, v1, i2
|
||||
|
|
Loading…
Reference in a new issue