yuzu/unicorn
1
0
Fork 0
mirror of https://github.com/yuzu-emu/unicorn.git synced 2025-07-07 19:50:49 +00:00
Code Issues Packages Projects Releases Wiki Activity

include/exec: Move standard exceptions to cpu-all.h

Browse source 
These exception indicies are generic and don't have any reliance on the
per-arch cpu.h defs. Move them to cpu-all.h so they can be used by core
code that does not have access to cpu-defs.h.

Backports commit 9e0dc48c9f05505b53cb28f860456a0648e56ddf from qemu
This commit is contained in:
Peter Crosthwaite 2018-02-14 08:08:43 -05:00 committed by Lioncash
parent e1b179a7d3
commit 860e4184df
No known key found for this signature in database
GPG key ID: 4E3C3CC1031BA9C7
2 changed files with 6 additions and 6 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

6
qemu/include/exec/cpu-all.h
View file

@ -25,6 +25,12 @@
#include "qemu/thread.h" #include "qemu/thread.h"
#include "qom/cpu.h" #include "qom/cpu.h"
#define EXCP_INTERRUPT 0x10000 /* async interruption */
#define EXCP_HLT 0x10001 /* hlt instruction reached */
#define EXCP_DEBUG 0x10002 /* cpu stopped after a breakpoint or singlestep */
#define EXCP_HALTED 0x10003 /* cpu is halted (waiting for external event) */
#define EXCP_YIELD 0x10004 /* cpu wants to yield timeslice to another */
/* some important defines: /* some important defines:
* *
* WORDS_ALIGNED : if defined, the host cpu can only make word aligned * WORDS_ALIGNED : if defined, the host cpu can only make word aligned

6
qemu/include/exec/cpu-defs.h
View file

@ -56,12 +56,6 @@ typedef uint64_t target_ulong;
#error TARGET_LONG_SIZE undefined #error TARGET_LONG_SIZE undefined
#endif #endif
#define EXCP_INTERRUPT 0x10000 /* async interruption */
#define EXCP_HLT 0x10001 /* hlt instruction reached */
#define EXCP_DEBUG 0x10002 /* cpu stopped after a breakpoint or singlestep */
#define EXCP_HALTED 0x10003 /* cpu is halted (waiting for external event) */
#define EXCP_YIELD 0x10004 /* cpu wants to yield timeslice to another */
/* Only the bottom TB_JMP_PAGE_BITS of the jump cache hash bits vary for /* Only the bottom TB_JMP_PAGE_BITS of the jump cache hash bits vary for
addresses on the same page. The top bits are the same. This allows addresses on the same page. The top bits are the same. This allows
TLB invalidation to quickly clear a subset of the hash table. */ TLB invalidation to quickly clear a subset of the hash table. */