yuzu/unicorn
1
0
Fork 0
mirror of https://github.com/yuzu-emu/unicorn.git synced 2025-03-30 20:16:52 +00:00
Code Issues Packages Projects Releases Wiki Activity

target-sparc: Directly implement easy ld/st asis

Browse source 
Backports commit f0913be04be13cfb4f9341ae79e035fc8479fd28 from qemu
This commit is contained in:
Richard Henderson 2018-02-25 17:49:12 -05:00 committed by Lioncash
parent e2d0ee1286
commit 9e402493a9
No known key found for this signature in database
GPG key ID: 4E3C3CC1031BA9C7
1 changed files with 91 additions and 13 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

104
qemu/target-sparc/translate.c
View file

@ -2104,18 +2104,22 @@ static inline void gen_ne_fop_QD(DisasContext *dc, int rd, int rs,
typedef enum { typedef enum {
GET_ASI_HELPER, GET_ASI_HELPER,
GET_ASI_EXCP, GET_ASI_EXCP,
GET_ASI_DIRECT,
} ASIType; } ASIType;
typedef struct { typedef struct {
ASIType type; ASIType type;
int asi; int asi;
int mem_idx;
TCGMemOp memop;
} DisasASI; } DisasASI;
static DisasASI get_asi(DisasContext *dc, int insn) static DisasASI get_asi(DisasContext *dc, int insn, TCGMemOp memop)
{ {
int asi = GET_FIELD(insn, 19, 26); int asi = GET_FIELD(insn, 19, 26);
ASIType type = GET_ASI_HELPER; ASIType type = GET_ASI_HELPER;
DisasASI result; DisasASI result;
int mem_idx = dc->mem_idx;
#ifndef TARGET_SPARC64 #ifndef TARGET_SPARC64
/* Before v9, all asis are immediate and privileged. */ /* Before v9, all asis are immediate and privileged. */
@ -2129,6 +2133,16 @@ static DisasASI get_asi(DisasContext *dc, int insn)
for LEON, which is incorrect. */ for LEON, which is incorrect. */
|| (asi == ASI_USERDATA || (asi == ASI_USERDATA
&& (dc->def->features & CPU_FEATURE_CASA))) { && (dc->def->features & CPU_FEATURE_CASA))) {
switch (asi) {
case ASI_USERDATA: /* User data access */
mem_idx = MMU_USER_IDX;
type = GET_ASI_DIRECT;
break;
case ASI_KERNELDATA: /* Supervisor data access */
mem_idx = MMU_KERNEL_IDX;
type = GET_ASI_DIRECT;
break;
}
} else { } else {
gen_exception(dc, TT_PRIV_INSN); gen_exception(dc, TT_PRIV_INSN);
type = GET_ASI_EXCP; type = GET_ASI_EXCP;
@ -2137,10 +2151,66 @@ static DisasASI get_asi(DisasContext *dc, int insn)
if (IS_IMM) { if (IS_IMM) {
asi = dc->asi; asi = dc->asi;
} }
/* With v9, all asis below 0x80 are privileged. */
/* ??? We ought to check cpu_has_hypervisor, but we didn't copy
down that bit into DisasContext. For the moment that's ok,
since the direct implementations below doesn't have any ASIs
in the restricted [0x30, 0x7f] range, and the check will be
done properly in the helper. */
if (!supervisor(dc) && asi < 0x80) {
gen_exception(dc, TT_PRIV_ACT);
type = GET_ASI_EXCP;
} else {
switch (asi) {
case ASI_N: /* Nucleus */
case ASI_NL: /* Nucleus LE */
mem_idx = MMU_NUCLEUS_IDX;
break;
case ASI_AIUP: /* As if user primary */
case ASI_AIUPL: /* As if user primary LE */
mem_idx = MMU_USER_IDX;
break;
case ASI_AIUS: /* As if user secondary */
case ASI_AIUSL: /* As if user secondary LE */
mem_idx = MMU_USER_SECONDARY_IDX;
break;
case ASI_S: /* Secondary */
case ASI_SL: /* Secondary LE */
if (mem_idx == MMU_USER_IDX) {
mem_idx = MMU_USER_SECONDARY_IDX;
} else if (mem_idx == MMU_KERNEL_IDX) {
mem_idx = MMU_KERNEL_SECONDARY_IDX;
}
break;
case ASI_P: /* Primary */
case ASI_PL: /* Primary LE */
break;
}
switch (asi) {
case ASI_N:
case ASI_NL:
case ASI_AIUP:
case ASI_AIUPL:
case ASI_AIUS:
case ASI_AIUSL:
case ASI_S:
case ASI_SL:
case ASI_P:
case ASI_PL:
type = GET_ASI_DIRECT;
break;
}
/* The little-endian asis all have bit 3 set. */
if (asi & 8) {
memop ^= MO_BSWAP;
}
}
#endif #endif
result.type = type; result.type = type;
result.asi = asi; result.asi = asi;
result.mem_idx = mem_idx;
result.memop = memop;
return result; return result;
} }
@ -2148,11 +2218,15 @@ static void gen_ld_asi(DisasContext *dc, TCGv dst, TCGv addr,
int insn, TCGMemOp memop) int insn, TCGMemOp memop)
{ {
TCGContext *tcg_ctx = dc->uc->tcg_ctx; TCGContext *tcg_ctx = dc->uc->tcg_ctx;
DisasASI da = get_asi(dc, insn); DisasASI da = get_asi(dc, insn, memop);
switch (da.type) { switch (da.type) {
case GET_ASI_EXCP: case GET_ASI_EXCP:
break; break;
case GET_ASI_DIRECT:
gen_address_mask(dc, addr);
tcg_gen_qemu_ld_tl(dc->uc, dst, addr, da.mem_idx, da.memop);
break;
default: default:
{ {
TCGv_i32 r_asi = tcg_const_i32(tcg_ctx, da.asi); TCGv_i32 r_asi = tcg_const_i32(tcg_ctx, da.asi);
@ -2182,11 +2256,15 @@ static void gen_st_asi(DisasContext *dc, TCGv src, TCGv addr,
int insn, TCGMemOp memop) int insn, TCGMemOp memop)
{ {
TCGContext *tcg_ctx = dc->uc->tcg_ctx; TCGContext *tcg_ctx = dc->uc->tcg_ctx;
DisasASI da = get_asi(dc, insn); DisasASI da = get_asi(dc, insn, memop);
switch (da.type) { switch (da.type) {
case GET_ASI_EXCP: case GET_ASI_EXCP:
break; break;
case GET_ASI_DIRECT:
gen_address_mask(dc, addr);
tcg_gen_qemu_st_tl(dc->uc, src, addr, da.mem_idx, da.memop);
break;
default: default:
{ {
TCGv_i32 r_asi = tcg_const_i32(tcg_ctx, da.asi); TCGv_i32 r_asi = tcg_const_i32(tcg_ctx, da.asi);
@ -2217,7 +2295,7 @@ static void gen_swap_asi(DisasContext *dc, TCGv dst, TCGv src,
TCGv addr, int insn) TCGv addr, int insn)
{ {
TCGContext *tcg_ctx = dc->uc->tcg_ctx; TCGContext *tcg_ctx = dc->uc->tcg_ctx;
DisasASI da = get_asi(dc, insn); DisasASI da = get_asi(dc, insn, MO_TEUL);
switch (da.type) { switch (da.type) {
case GET_ASI_EXCP: case GET_ASI_EXCP:
@ -2252,7 +2330,7 @@ static void gen_cas_asi(DisasContext *dc, TCGv addr, TCGv val2,
int insn, int rd) int insn, int rd)
{ {
TCGContext *tcg_ctx = dc->uc->tcg_ctx; TCGContext *tcg_ctx = dc->uc->tcg_ctx;
DisasASI da = get_asi(dc, insn); DisasASI da = get_asi(dc, insn, MO_TEUL);
TCGv val1, dst; TCGv val1, dst;
TCGv_i32 r_asi; TCGv_i32 r_asi;
@ -2272,7 +2350,7 @@ static void gen_cas_asi(DisasContext *dc, TCGv addr, TCGv val2,
static void gen_ldstub_asi(DisasContext *dc, TCGv dst, TCGv addr, int insn) static void gen_ldstub_asi(DisasContext *dc, TCGv dst, TCGv addr, int insn)
{ {
TCGContext *tcg_ctx = dc->uc->tcg_ctx; TCGContext *tcg_ctx = dc->uc->tcg_ctx;
DisasASI da = get_asi(dc, insn); DisasASI da = get_asi(dc, insn, MO_UB);
switch (da.type) { switch (da.type) {
case GET_ASI_EXCP: case GET_ASI_EXCP:
@ -2308,7 +2386,7 @@ static void gen_ldf_asi(DisasContext *dc, TCGv addr,
int insn, int size, int rd) int insn, int size, int rd)
{ {
TCGContext *tcg_ctx = dc->uc->tcg_ctx; TCGContext *tcg_ctx = dc->uc->tcg_ctx;
DisasASI da = get_asi(dc, insn); DisasASI da = get_asi(dc, insn, (size == 4 ? MO_TEUL : MO_TEQ));
switch (da.type) { switch (da.type) {
case GET_ASI_EXCP: case GET_ASI_EXCP:
@ -2333,7 +2411,7 @@ static void gen_stf_asi(DisasContext *dc, TCGv addr,
int insn, int size, int rd) int insn, int size, int rd)
{ {
TCGContext *tcg_ctx = dc->uc->tcg_ctx; TCGContext *tcg_ctx = dc->uc->tcg_ctx;
DisasASI da = get_asi(dc, insn); DisasASI da = get_asi(dc, insn, (size == 4 ? MO_TEUL : MO_TEQ));
switch (da.type) { switch (da.type) {
case GET_ASI_EXCP: case GET_ASI_EXCP:
@ -2358,7 +2436,7 @@ static void gen_ldda_asi(DisasContext *dc, TCGv hi, TCGv addr,
int insn, int rd) int insn, int rd)
{ {
TCGContext *tcg_ctx = dc->uc->tcg_ctx; TCGContext *tcg_ctx = dc->uc->tcg_ctx;
DisasASI da = get_asi(dc, insn); DisasASI da = get_asi(dc, insn, MO_TEQ);
switch (da.type) { switch (da.type) {
case GET_ASI_EXCP: case GET_ASI_EXCP:
@ -2381,7 +2459,7 @@ static void gen_stda_asi(DisasContext *dc, TCGv hi, TCGv addr,
int insn, int rd) int insn, int rd)
{ {
TCGContext *tcg_ctx = dc->uc->tcg_ctx; TCGContext *tcg_ctx = dc->uc->tcg_ctx;
DisasASI da = get_asi(dc, insn); DisasASI da = get_asi(dc, insn, MO_TEQ);
TCGv lo = gen_load_gpr(dc, rd + 1); TCGv lo = gen_load_gpr(dc, rd + 1);
switch (da.type) { switch (da.type) {
@ -2410,7 +2488,7 @@ static void gen_casx_asi(DisasContext *dc, TCGv addr, TCGv val2,
int insn, int rd) int insn, int rd)
{ {
TCGContext *tcg_ctx = dc->uc->tcg_ctx; TCGContext *tcg_ctx = dc->uc->tcg_ctx;
DisasASI da = get_asi(dc, insn); DisasASI da = get_asi(dc, insn, MO_TEQ);
TCGv val1 = gen_load_gpr(dc, rd); TCGv val1 = gen_load_gpr(dc, rd);
TCGv dst = gen_dest_gpr(dc, rd); TCGv dst = gen_dest_gpr(dc, rd);
TCGv_i32 r_asi; TCGv_i32 r_asi;
@ -2437,9 +2515,9 @@ static void gen_ldda_asi(DisasContext *dc, TCGv hi, TCGv addr,
Since we have already asserted that rd is even, the semantics Since we have already asserted that rd is even, the semantics
are unchanged. */ are unchanged. */
TCGContext *tcg_ctx = dc->uc->tcg_ctx; TCGContext *tcg_ctx = dc->uc->tcg_ctx;
DisasASI da = get_asi(dc, insn);
TCGv lo = gen_dest_gpr(dc, rd | 1); TCGv lo = gen_dest_gpr(dc, rd | 1);
TCGv_i64 t64 = tcg_temp_new_i64(tcg_ctx); TCGv_i64 t64 = tcg_temp_new_i64(tcg_ctx);
DisasASI da = get_asi(dc, insn, MO_TEQ);
switch (da.type) { switch (da.type) {
case GET_ASI_EXCP: case GET_ASI_EXCP:
@ -2470,7 +2548,7 @@ static void gen_stda_asi(DisasContext *dc, TCGv hi, TCGv addr,
int insn, int rd) int insn, int rd)
{ {
TCGContext *tcg_ctx = dc->uc->tcg_ctx; TCGContext *tcg_ctx = dc->uc->tcg_ctx;
DisasASI da = get_asi(dc, insn); DisasASI da = get_asi(dc, insn, MO_TEQ);
TCGv lo = gen_load_gpr(dc, rd + 1); TCGv lo = gen_load_gpr(dc, rd + 1);
TCGv_i64 t64 = tcg_temp_new_i64(tcg_ctx); TCGv_i64 t64 = tcg_temp_new_i64(tcg_ctx);