mirror of
https://github.com/yuzu-emu/unicorn.git
synced 2025-03-24 22:15:07 +00:00
target/arm: Implement FP data-processing (2 source) for fp16
We missed all of the scalar fp16 binary operations. Backports commit b8f5171cf01420a9f0ee895c5591e9b9914f391a from qemu
This commit is contained in:
parent
60dfdb724b
commit
a614dbb3c7
|
@ -5397,6 +5397,63 @@ static void handle_fp_2src_double(DisasContext *s, int opcode,
|
||||||
tcg_temp_free_i64(tcg_ctx, tcg_res);
|
tcg_temp_free_i64(tcg_ctx, tcg_res);
|
||||||
}
|
}
|
||||||
|
|
||||||
|
/* Floating-point data-processing (2 source) - half precision */
|
||||||
|
static void handle_fp_2src_half(DisasContext *s, int opcode,
|
||||||
|
int rd, int rn, int rm)
|
||||||
|
{
|
||||||
|
TCGContext *tcg_ctx = s->uc->tcg_ctx;
|
||||||
|
|
||||||
|
TCGv_i32 tcg_op1;
|
||||||
|
TCGv_i32 tcg_op2;
|
||||||
|
TCGv_i32 tcg_res;
|
||||||
|
TCGv_ptr fpst;
|
||||||
|
|
||||||
|
tcg_res = tcg_temp_new_i32(tcg_ctx);
|
||||||
|
fpst = get_fpstatus_ptr(tcg_ctx, true);
|
||||||
|
tcg_op1 = read_fp_hreg(s, rn);
|
||||||
|
tcg_op2 = read_fp_hreg(s, rm);
|
||||||
|
|
||||||
|
switch (opcode) {
|
||||||
|
case 0x0: /* FMUL */
|
||||||
|
gen_helper_advsimd_mulh(tcg_ctx, tcg_res, tcg_op1, tcg_op2, fpst);
|
||||||
|
break;
|
||||||
|
case 0x1: /* FDIV */
|
||||||
|
gen_helper_advsimd_divh(tcg_ctx, tcg_res, tcg_op1, tcg_op2, fpst);
|
||||||
|
break;
|
||||||
|
case 0x2: /* FADD */
|
||||||
|
gen_helper_advsimd_addh(tcg_ctx, tcg_res, tcg_op1, tcg_op2, fpst);
|
||||||
|
break;
|
||||||
|
case 0x3: /* FSUB */
|
||||||
|
gen_helper_advsimd_subh(tcg_ctx, tcg_res, tcg_op1, tcg_op2, fpst);
|
||||||
|
break;
|
||||||
|
case 0x4: /* FMAX */
|
||||||
|
gen_helper_advsimd_maxh(tcg_ctx, tcg_res, tcg_op1, tcg_op2, fpst);
|
||||||
|
break;
|
||||||
|
case 0x5: /* FMIN */
|
||||||
|
gen_helper_advsimd_minh(tcg_ctx, tcg_res, tcg_op1, tcg_op2, fpst);
|
||||||
|
break;
|
||||||
|
case 0x6: /* FMAXNM */
|
||||||
|
gen_helper_advsimd_maxnumh(tcg_ctx, tcg_res, tcg_op1, tcg_op2, fpst);
|
||||||
|
break;
|
||||||
|
case 0x7: /* FMINNM */
|
||||||
|
gen_helper_advsimd_minnumh(tcg_ctx, tcg_res, tcg_op1, tcg_op2, fpst);
|
||||||
|
break;
|
||||||
|
case 0x8: /* FNMUL */
|
||||||
|
gen_helper_advsimd_mulh(tcg_ctx, tcg_res, tcg_op1, tcg_op2, fpst);
|
||||||
|
tcg_gen_xori_i32(tcg_ctx, tcg_res, tcg_res, 0x8000);
|
||||||
|
break;
|
||||||
|
default:
|
||||||
|
g_assert_not_reached();
|
||||||
|
}
|
||||||
|
|
||||||
|
write_fp_sreg(s, rd, tcg_res);
|
||||||
|
|
||||||
|
tcg_temp_free_ptr(tcg_ctx, fpst);
|
||||||
|
tcg_temp_free_i32(tcg_ctx, tcg_op1);
|
||||||
|
tcg_temp_free_i32(tcg_ctx, tcg_op2);
|
||||||
|
tcg_temp_free_i32(tcg_ctx, tcg_res);
|
||||||
|
}
|
||||||
|
|
||||||
/* Floating point data-processing (2 source)
|
/* Floating point data-processing (2 source)
|
||||||
* 31 30 29 28 24 23 22 21 20 16 15 12 11 10 9 5 4 0
|
* 31 30 29 28 24 23 22 21 20 16 15 12 11 10 9 5 4 0
|
||||||
* +---+---+---+-----------+------+---+------+--------+-----+------+------+
|
* +---+---+---+-----------+------+---+------+--------+-----+------+------+
|
||||||
|
@ -5429,6 +5486,16 @@ static void disas_fp_2src(DisasContext *s, uint32_t insn)
|
||||||
}
|
}
|
||||||
handle_fp_2src_double(s, opcode, rd, rn, rm);
|
handle_fp_2src_double(s, opcode, rd, rn, rm);
|
||||||
break;
|
break;
|
||||||
|
case 3:
|
||||||
|
if (!arm_dc_feature(s, ARM_FEATURE_V8_FP16)) {
|
||||||
|
unallocated_encoding(s);
|
||||||
|
return;
|
||||||
|
}
|
||||||
|
if (!fp_access_check(s)) {
|
||||||
|
return;
|
||||||
|
}
|
||||||
|
handle_fp_2src_half(s, opcode, rd, rn, rm);
|
||||||
|
break;
|
||||||
default:
|
default:
|
||||||
unallocated_encoding(s);
|
unallocated_encoding(s);
|
||||||
}
|
}
|
||||||
|
|
Loading…
Reference in a new issue