mirror of
https://github.com/yuzu-emu/unicorn.git
synced 2025-03-23 05:25:11 +00:00
tcg: Make cpu_gpr a TCGv array
Commit 5d4e1a1081d3f1ec2908ff0eaebe312389971ab4 allows making the type concrete
This commit is contained in:
parent
1defc70341
commit
a913b3e468
File diff suppressed because it is too large
Load diff
|
@ -46,17 +46,11 @@ void mips_release(void *ctx);
|
|||
void mips_release(void *ctx)
|
||||
{
|
||||
MIPSCPU* cpu;
|
||||
int i;
|
||||
TCGContext *tcg_ctx = (TCGContext *) ctx;
|
||||
release_common(ctx);
|
||||
cpu = MIPS_CPU(tcg_ctx->uc, tcg_ctx->uc->cpu);
|
||||
g_free(cpu->env.tlb);
|
||||
g_free(cpu->env.mvp);
|
||||
|
||||
for (i = 0; i < 32; i++) {
|
||||
g_free(tcg_ctx->cpu_gpr[i]);
|
||||
}
|
||||
|
||||
g_free(tcg_ctx->tb_ctx.tbs);
|
||||
}
|
||||
|
||||
|
|
|
@ -812,7 +812,7 @@ struct TCGContext {
|
|||
|
||||
/* qemu/target-mips/translate.c */
|
||||
/* global register indices */
|
||||
void *cpu_gpr[32];
|
||||
TCGv cpu_gpr[32];
|
||||
TCGv cpu_PC;
|
||||
TCGv cpu_HI[4], cpu_LO[4]; // MIPS_DSP_ACC = 4 in qemu/target-mips/cpu.h
|
||||
TCGv cpu_dspctrl;
|
||||
|
|
Loading…
Reference in a new issue