mirror of
https://github.com/yuzu-emu/unicorn.git
synced 2025-01-11 07:25:33 +00:00
target/arm: [tcg] Port to insn_start
Incrementally paves the way towards using the generic instruction translation loop. Backports commit f62bd897e64c6fb1f93e8795e835980516fe53b5 from qemu
This commit is contained in:
parent
b3878f117e
commit
b9df4e0ca0
|
@ -12146,6 +12146,17 @@ static void arm_tr_tb_start(DisasContextBase *dcbase, CPUState *cpu)
|
||||||
}
|
}
|
||||||
}
|
}
|
||||||
|
|
||||||
|
static void arm_tr_insn_start(DisasContextBase *dcbase, CPUState *cpu)
|
||||||
|
{
|
||||||
|
DisasContext *dc = container_of(dcbase, DisasContext, base);
|
||||||
|
TCGContext *tcg_ctx = cpu->uc->tcg_ctx;
|
||||||
|
|
||||||
|
dc->insn_start_idx = tcg_op_buf_count(tcg_ctx);
|
||||||
|
tcg_gen_insn_start(tcg_ctx, dc->pc,
|
||||||
|
(dc->condexec_cond << 4) | (dc->condexec_mask >> 1),
|
||||||
|
0);
|
||||||
|
}
|
||||||
|
|
||||||
/* generate intermediate code for basic block 'tb'. */
|
/* generate intermediate code for basic block 'tb'. */
|
||||||
void gen_intermediate_code(CPUState *cs, TranslationBlock *tb)
|
void gen_intermediate_code(CPUState *cs, TranslationBlock *tb)
|
||||||
{
|
{
|
||||||
|
@ -12211,10 +12222,7 @@ void gen_intermediate_code(CPUState *cs, TranslationBlock *tb)
|
||||||
|
|
||||||
do {
|
do {
|
||||||
dc->base.num_insns++;
|
dc->base.num_insns++;
|
||||||
dc->insn_start_idx = tcg_op_buf_count(tcg_ctx);
|
arm_tr_insn_start(&dc->base, cs);
|
||||||
tcg_gen_insn_start(tcg_ctx, dc->pc,
|
|
||||||
(dc->condexec_cond << 4) | (dc->condexec_mask >> 1),
|
|
||||||
0);
|
|
||||||
|
|
||||||
if (unlikely(!QTAILQ_EMPTY(&cs->breakpoints))) {
|
if (unlikely(!QTAILQ_EMPTY(&cs->breakpoints))) {
|
||||||
CPUBreakpoint *bp;
|
CPUBreakpoint *bp;
|
||||||
|
|
Loading…
Reference in a new issue