mirror of
https://github.com/yuzu-emu/unicorn.git
synced 2025-03-08 10:09:43 +00:00
target/arm: Don't do raw writes for PMINTENCLR
Raw writes to this register when in KVM mode can cause interrupts to be raised (even when the PMU is disabled). Because the underlying state is already aliased to PMINTENSET (which already provides raw write functions), we can safely disable raw accesses to PMINTENCLR entirely. Backports commit 887c0f1544991f567543b7c214aa11ab0cea0a29 from qemu
This commit is contained in:
parent
f403c1f54f
commit
e532ce610e
|
@ -1971,13 +1971,13 @@ static const ARMCPRegInfo v7_cp_reginfo[] = {
|
|||
.resetvalue = 0x0 },
|
||||
{ .name = "PMINTENCLR", .cp = 15, .crn = 9, .crm = 14, .opc1 = 0, .opc2 = 2,
|
||||
.access = PL1_RW, .accessfn = access_tpm,
|
||||
.type = ARM_CP_ALIAS | ARM_CP_IO,
|
||||
.type = ARM_CP_ALIAS | ARM_CP_IO | ARM_CP_NO_RAW,
|
||||
.fieldoffset = offsetof(CPUARMState, cp15.c9_pminten),
|
||||
.writefn = pmintenclr_write, },
|
||||
{ .name = "PMINTENCLR_EL1", .state = ARM_CP_STATE_AA64,
|
||||
.opc0 = 3, .opc1 = 0, .crn = 9, .crm = 14, .opc2 = 2,
|
||||
.access = PL1_RW, .accessfn = access_tpm,
|
||||
.type = ARM_CP_ALIAS | ARM_CP_IO,
|
||||
.type = ARM_CP_ALIAS | ARM_CP_IO | ARM_CP_NO_RAW,
|
||||
.fieldoffset = offsetof(CPUARMState, cp15.c9_pminten),
|
||||
.writefn = pmintenclr_write },
|
||||
{ .name = "CCSIDR", .state = ARM_CP_STATE_BOTH,
|
||||
|
|
Loading…
Reference in a new issue