yuzu/unicorn
1
0
Fork 0
mirror of https://github.com/yuzu-emu/unicorn.git synced 2025-05-04 19:42:07 +00:00
Code Issues Packages Projects Releases Wiki Activity

target-m68k: add 64bit mull

Browse source 
Backports commit 8be95defd6ab10d2c9f986879a0afa82417cb8e5 from qemu
This commit is contained in:
Laurent Vivier 2018-03-01 11:32:24 -05:00 committed by Lioncash
parent e1c7d37556
commit f3990e8f87
No known key found for this signature in database
GPG key ID: 4E3C3CC1031BA9C7
1 changed files with 54 additions and 12 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

66
qemu/target-m68k/translate.c
View file

@ -1908,25 +1908,67 @@ DISAS_INSN(tas)
DISAS_INSN(mull) DISAS_INSN(mull)
{ {
TCGContext *tcg_ctx = s->uc->tcg_ctx; TCGContext *tcg_ctx = s->uc->tcg_ctx;
TCGv QREG_CC_Z = tcg_ctx->QREG_CC_Z;
TCGv QREG_CC_N = tcg_ctx->QREG_CC_N;
TCGv QREG_CC_V = tcg_ctx->QREG_CC_V;
TCGv QREG_CC_C = tcg_ctx->QREG_CC_C;
uint16_t ext; uint16_t ext;
TCGv reg;
TCGv src1; TCGv src1;
TCGv dest; int sign;
/* The upper 32 bits of the product are discarded, so
muls.l and mulu.l are functionally equivalent. */
ext = read_im16(env, s); ext = read_im16(env, s);
if (ext & 0x87ff) {
gen_exception(s, s->pc - 4, EXCP_UNSUPPORTED); sign = ext & 0x800;
if (ext & 0x400) {
if (!m68k_feature(s->env, M68K_FEATURE_QUAD_MULDIV)) {
gen_exception(s, s->pc - 4, EXCP_UNSUPPORTED);
return;
}
SRC_EA(env, src1, OS_LONG, 0, NULL);
if (sign) {
tcg_gen_muls2_i32(tcg_ctx, QREG_CC_Z, QREG_CC_N, src1, DREG(ext, 12));
} else {
tcg_gen_mulu2_i32(tcg_ctx, QREG_CC_Z, QREG_CC_N, src1, DREG(ext, 12));
}
/* if Dl == Dh, 68040 returns low word */
tcg_gen_mov_i32(tcg_ctx, DREG(ext, 0), QREG_CC_N);
tcg_gen_mov_i32(tcg_ctx, DREG(ext, 12), QREG_CC_Z);
tcg_gen_or_i32(tcg_ctx, QREG_CC_Z, QREG_CC_Z, QREG_CC_N);
tcg_gen_movi_i32(tcg_ctx, QREG_CC_V, 0);
tcg_gen_movi_i32(tcg_ctx, QREG_CC_C, 0);
set_cc_op(s, CC_OP_FLAGS);
return; return;
} }
reg = DREG(ext, 12);
SRC_EA(env, src1, OS_LONG, 0, NULL); SRC_EA(env, src1, OS_LONG, 0, NULL);
dest = tcg_temp_new(tcg_ctx); if (m68k_feature(s->env, M68K_FEATURE_M68000)) {
tcg_gen_mul_i32(tcg_ctx, dest, src1, reg); tcg_gen_movi_i32(tcg_ctx, QREG_CC_C, 0);
tcg_gen_mov_i32(tcg_ctx, reg, dest); if (sign) {
/* Unlike m68k, coldfire always clears the overflow bit. */ tcg_gen_muls2_i32(tcg_ctx, QREG_CC_N, QREG_CC_V, src1, DREG(ext, 12));
gen_logic_cc(s, dest, OS_LONG); /* QREG_CC_V is -(QREG_CC_V != (QREG_CC_N >> 31)) */
tcg_gen_sari_i32(tcg_ctx, QREG_CC_Z, QREG_CC_N, 31);
tcg_gen_setcond_i32(tcg_ctx, TCG_COND_NE, QREG_CC_V, QREG_CC_V, QREG_CC_Z);
} else {
tcg_gen_mulu2_i32(tcg_ctx, QREG_CC_N, QREG_CC_V, src1, DREG(ext, 12));
/* QREG_CC_V is -(QREG_CC_V != 0), use QREG_CC_C as 0 */
tcg_gen_setcond_i32(tcg_ctx, TCG_COND_NE, QREG_CC_V, QREG_CC_V, QREG_CC_C);
}
tcg_gen_neg_i32(tcg_ctx, QREG_CC_V, QREG_CC_V);
tcg_gen_mov_i32(tcg_ctx, DREG(ext, 12), QREG_CC_N);
tcg_gen_mov_i32(tcg_ctx, QREG_CC_Z, QREG_CC_N);
set_cc_op(s, CC_OP_FLAGS);
} else {
/* The upper 32 bits of the product are discarded, so
muls.l and mulu.l are functionally equivalent. */
tcg_gen_mul_i32(tcg_ctx, DREG(ext, 12), src1, DREG(ext, 12));
gen_logic_cc(s, DREG(ext, 12), OS_LONG);
}
} }
static void gen_link(DisasContext *s, uint16_t insn, int32_t offset) static void gen_link(DisasContext *s, uint16_t insn, int32_t offset)