target/arm: Add regime_has_2_ranges

Create a predicate to indicate whether the regime has
both positive and negative addresses.

Backports commit 339370b90d067345b69585ddf4b668fa01f41d67 from qemu
This commit is contained in:
Richard Henderson 2020-03-21 15:14:08 -04:00 committed by Lioncash
parent 0318d7af99
commit f4397b0212
3 changed files with 25 additions and 21 deletions

View file

@ -8882,15 +8882,8 @@ static int get_S1prot(CPUARMState *env, ARMMMUIdx mmu_idx, bool is_aa64,
} }
if (is_aa64) { if (is_aa64) {
switch (regime_el(env, mmu_idx)) { if (regime_has_2_ranges(mmu_idx) && !is_user) {
case 1: xn = pxn || (user_rw & PAGE_WRITE);
if (!is_user) {
xn = pxn || (user_rw & PAGE_WRITE);
}
break;
case 2:
case 3:
break;
} }
} else if (arm_feature(env, ARM_FEATURE_V7)) { } else if (arm_feature(env, ARM_FEATURE_V7)) {
switch (regime_el(env, mmu_idx)) { switch (regime_el(env, mmu_idx)) {
@ -9428,7 +9421,6 @@ ARMVAParameters aa64_va_parameters_both(CPUARMState *env, uint64_t va,
ARMMMUIdx mmu_idx) ARMMMUIdx mmu_idx)
{ {
uint64_t tcr = regime_tcr(env, mmu_idx)->raw_tcr; uint64_t tcr = regime_tcr(env, mmu_idx)->raw_tcr;
uint32_t el = regime_el(env, mmu_idx);
bool tbi, tbid, epd, hpd, using16k, using64k; bool tbi, tbid, epd, hpd, using16k, using64k;
int select, tsz; int select, tsz;
@ -9438,7 +9430,7 @@ ARMVAParameters aa64_va_parameters_both(CPUARMState *env, uint64_t va,
*/ */
select = extract64(va, 55, 1); select = extract64(va, 55, 1);
if (el > 1) { if (!regime_has_2_ranges(mmu_idx)) {
tsz = extract32(tcr, 0, 6); tsz = extract32(tcr, 0, 6);
using64k = extract32(tcr, 14, 1); using64k = extract32(tcr, 14, 1);
using16k = extract32(tcr, 15, 1); using16k = extract32(tcr, 15, 1);
@ -9595,11 +9587,7 @@ static bool get_phys_addr_lpae(CPUARMState *env, target_ulong address,
param = aa64_va_parameters(env, address, mmu_idx, param = aa64_va_parameters(env, address, mmu_idx,
access_type != MMU_INST_FETCH); access_type != MMU_INST_FETCH);
level = 0; level = 0;
/* ttbr1_valid = regime_has_2_ranges(mmu_idx);
* If we are in 64-bit EL2 or EL3 then there is no TTBR1, so mark it
* invalid.
*/
ttbr1_valid = (el < 2);
addrsize = 64 - 8 * param.tbi; addrsize = 64 - 8 * param.tbi;
inputsize = 64 - param.tsz; inputsize = 64 - param.tsz;
} else { } else {
@ -11253,14 +11241,13 @@ void cpu_get_tb_cpu_state(CPUARMState *env, target_ulong *pc,
*pc = env->pc; *pc = env->pc;
flags = FIELD_DP32(flags, TBFLAG_ANY, AARCH64_STATE, 1); flags = FIELD_DP32(flags, TBFLAG_ANY, AARCH64_STATE, 1);
/* Get control bits for tagged addresses. */
{ {
ARMMMUIdx stage1 = stage_1_mmu_idx(mmu_idx); ARMMMUIdx stage1 = stage_1_mmu_idx(mmu_idx);
ARMVAParameters p0 = aa64_va_parameters_both(env, 0, stage1); ARMVAParameters p0 = aa64_va_parameters_both(env, 0, stage1);
int tbii, tbid; int tbii, tbid;
/* FIXME: ARMv8.1-VHE S2 translation regime. */ /* Get control bits for tagged addresses. */
if (regime_el(env, stage1) < 2) { if (regime_has_2_ranges(mmu_idx)) {
ARMVAParameters p1 = aa64_va_parameters_both(env, -1, stage1); ARMVAParameters p1 = aa64_va_parameters_both(env, -1, stage1);
tbid = (p1.tbi << 1) | p0.tbi; tbid = (p1.tbi << 1) | p0.tbi;
tbii = tbid & ~((p1.tbid << 1) | p0.tbid); tbii = tbid & ~((p1.tbid << 1) | p0.tbid);

View file

@ -839,6 +839,24 @@ static inline void arm_call_el_change_hook(ARMCPU *cpu)
} }
} }
/* Return true if this address translation regime has two ranges. */
static inline bool regime_has_2_ranges(ARMMMUIdx mmu_idx)
{
switch (mmu_idx) {
case ARMMMUIdx_Stage1_E0:
case ARMMMUIdx_Stage1_E1:
case ARMMMUIdx_E10_0:
case ARMMMUIdx_E10_1:
case ARMMMUIdx_E20_0:
case ARMMMUIdx_E20_2:
case ARMMMUIdx_SE10_0:
case ARMMMUIdx_SE10_1:
return true;
default:
return false;
}
}
/* Return true if this address translation regime is secure */ /* Return true if this address translation regime is secure */
static inline bool regime_is_secure(CPUARMState *env, ARMMMUIdx mmu_idx) static inline bool regime_is_secure(CPUARMState *env, ARMMMUIdx mmu_idx)
{ {

View file

@ -310,8 +310,7 @@ static void gen_top_byte_ignore(DisasContext *s, TCGv_i64 dst,
if (tbi == 0) { if (tbi == 0) {
/* Load unmodified address */ /* Load unmodified address */
tcg_gen_mov_i64(tcg_ctx, dst, src); tcg_gen_mov_i64(tcg_ctx, dst, src);
} else if (s->current_el >= 2) { } else if (!regime_has_2_ranges(s->mmu_idx)) {
/* FIXME: ARMv8.1-VHE S2 translation regime. */
/* Force tag byte to all zero */ /* Force tag byte to all zero */
tcg_gen_extract_i64(tcg_ctx, dst, src, 0, 56); tcg_gen_extract_i64(tcg_ctx, dst, src, 0, 56);
} else { } else {