Richard Henderson 35fab80c57 target/arm: Update MSR access for PAN ... For aarch64, there's a dedicated msr (imm, reg) insn. For aarch32, this is done via msr to cpsr. Writes from el0 are ignored, which is already handled by the CPSR_USER mask. Backports commit 220f508f49c5f49fb771d5105f991c19ffede3f7 from qemu		2020-03-21 17:33:16 -04:00
..
arm	target/arm: Update MSR access for PAN	2020-03-21 17:33:16 -04:00
i386	target/i386: Add the 'model-id' for Skylake -v3 CPU models	2020-03-21 12:27:24 -04:00
m68k	m68k: Fix regression causing Single-Step via GDB/RSP to not single step	2020-03-21 12:15:08 -04:00
mips	target/arm: fix TCG leak for fcvt half->double	2020-03-21 13:14:47 -04:00
riscv	target/riscv: update mstatus.SD when FS is set dirty	2020-03-21 12:22:56 -04:00
sparc	target/sparc: sun4u Invert Endian TTE bit	2020-01-07 19:21:30 -05:00