Peter Maydell 68f645dd4f target/arm: Don't decode insns in the XScale/iWMMXt space as cp insns ... In commit cd8be50e58f63413c0 we converted the A32 coprocessor insns to decodetree. This accidentally broke XScale/iWMMXt insns, because it moved the handling of "cp insns which are handled by looking up the cp register in the hashtable" from after the call to the legacy disas_xscale_insn() decode to before it, with the result that all XScale/iWMMXt insns now UNDEF. Update valid_cp() so that it knows that on XScale cp 0 and 1 are not standard coprocessor instructions; this will cause the decodetree trans_ functions to ignore them, so that execution will correctly get through to the legacy decode again. Backports e4d51ac6921dc861bfb3d20e4c7dcf345840a9da		2021-03-03 20:17:20 -05:00
..
arm	target/arm: Don't decode insns in the XScale/iWMMXt space as cp insns	2021-03-03 20:17:20 -05:00
i386	target/i386: Check privilege level for protected mode 'int N' task gate	2021-03-03 19:32:10 -05:00
m68k	m68k: fix some comment spelling errors	2021-03-03 19:13:26 -05:00
mips	target/mips: Support variable page size	2020-06-14 21:09:51 -04:00
riscv	target/riscv: Set instance_align on RISCVCPU TypeInfo	2021-03-01 19:00:27 -05:00
sparc	softfloat: Name compare relation enum	2020-05-21 18:08:52 -04:00