2020-05-07 12:59:38 +00:00
|
|
|
/*
|
|
|
|
* ARM translation: AArch32 Neon instructions
|
|
|
|
*
|
|
|
|
* Copyright (c) 2003 Fabrice Bellard
|
|
|
|
* Copyright (c) 2005-2007 CodeSourcery
|
|
|
|
* Copyright (c) 2007 OpenedHand, Ltd.
|
|
|
|
* Copyright (c) 2020 Linaro, Ltd.
|
|
|
|
*
|
|
|
|
* This library is free software; you can redistribute it and/or
|
|
|
|
* modify it under the terms of the GNU Lesser General Public
|
|
|
|
* License as published by the Free Software Foundation; either
|
|
|
|
* version 2 of the License, or (at your option) any later version.
|
|
|
|
*
|
|
|
|
* This library is distributed in the hope that it will be useful,
|
|
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
|
|
|
|
* Lesser General Public License for more details.
|
|
|
|
*
|
|
|
|
* You should have received a copy of the GNU Lesser General Public
|
|
|
|
* License along with this library; if not, see <http://www.gnu.org/licenses/>.
|
|
|
|
*/
|
|
|
|
|
|
|
|
/*
|
|
|
|
* This file is intended to be included from translate.c; it uses
|
|
|
|
* some macros and definitions provided by that file.
|
|
|
|
* It might be possible to convert it to a standalone .c file eventually.
|
|
|
|
*/
|
|
|
|
|
|
|
|
/* Include the generated Neon decoder */
|
|
|
|
#include "decode-neon-dp.inc.c"
|
|
|
|
#include "decode-neon-ls.inc.c"
|
|
|
|
#include "decode-neon-shared.inc.c"
|
2020-05-07 13:02:49 +00:00
|
|
|
|
|
|
|
static bool trans_VCMLA(DisasContext *s, arg_VCMLA *a)
|
|
|
|
{
|
|
|
|
int opr_sz;
|
|
|
|
TCGv_ptr fpst;
|
|
|
|
gen_helper_gvec_3_ptr *fn_gvec_ptr;
|
|
|
|
TCGContext *tcg_ctx = s->uc->tcg_ctx;
|
|
|
|
|
|
|
|
if (!dc_isar_feature(aa32_vcma, s)
|
|
|
|
|| (!a->size && !dc_isar_feature(aa32_fp16_arith, s))) {
|
|
|
|
return false;
|
|
|
|
}
|
|
|
|
|
|
|
|
/* UNDEF accesses to D16-D31 if they don't exist. */
|
|
|
|
if (!dc_isar_feature(aa32_simd_r32, s) &&
|
|
|
|
((a->vd | a->vn | a->vm) & 0x10)) {
|
|
|
|
return false;
|
|
|
|
}
|
|
|
|
|
|
|
|
if ((a->vn | a->vm | a->vd) & a->q) {
|
|
|
|
return false;
|
|
|
|
}
|
|
|
|
|
|
|
|
if (!vfp_access_check(s)) {
|
|
|
|
return true;
|
|
|
|
}
|
|
|
|
|
|
|
|
opr_sz = (1 + a->q) * 8;
|
|
|
|
fpst = get_fpstatus_ptr(s, 1);
|
|
|
|
fn_gvec_ptr = a->size ? gen_helper_gvec_fcmlas : gen_helper_gvec_fcmlah;
|
|
|
|
tcg_gen_gvec_3_ptr(tcg_ctx, vfp_reg_offset(1, a->vd),
|
|
|
|
vfp_reg_offset(1, a->vn),
|
|
|
|
vfp_reg_offset(1, a->vm),
|
|
|
|
fpst, opr_sz, opr_sz, a->rot,
|
|
|
|
fn_gvec_ptr);
|
|
|
|
tcg_temp_free_ptr(tcg_ctx, fpst);
|
|
|
|
return true;
|
|
|
|
}
|
2020-05-07 13:05:53 +00:00
|
|
|
|
|
|
|
static bool trans_VCADD(DisasContext *s, arg_VCADD *a)
|
|
|
|
{
|
|
|
|
int opr_sz;
|
|
|
|
TCGv_ptr fpst;
|
|
|
|
gen_helper_gvec_3_ptr *fn_gvec_ptr;
|
|
|
|
TCGContext *tcg_ctx = s->uc->tcg_ctx;
|
|
|
|
|
|
|
|
if (!dc_isar_feature(aa32_vcma, s)
|
|
|
|
|| (!a->size && !dc_isar_feature(aa32_fp16_arith, s))) {
|
|
|
|
return false;
|
|
|
|
}
|
|
|
|
|
|
|
|
/* UNDEF accesses to D16-D31 if they don't exist. */
|
|
|
|
if (!dc_isar_feature(aa32_simd_r32, s) &&
|
|
|
|
((a->vd | a->vn | a->vm) & 0x10)) {
|
|
|
|
return false;
|
|
|
|
}
|
|
|
|
|
|
|
|
if ((a->vn | a->vm | a->vd) & a->q) {
|
|
|
|
return false;
|
|
|
|
}
|
|
|
|
|
|
|
|
if (!vfp_access_check(s)) {
|
|
|
|
return true;
|
|
|
|
}
|
|
|
|
|
|
|
|
opr_sz = (1 + a->q) * 8;
|
|
|
|
fpst = get_fpstatus_ptr(s, 1);
|
|
|
|
fn_gvec_ptr = a->size ? gen_helper_gvec_fcadds : gen_helper_gvec_fcaddh;
|
|
|
|
tcg_gen_gvec_3_ptr(tcg_ctx, vfp_reg_offset(1, a->vd),
|
|
|
|
vfp_reg_offset(1, a->vn),
|
|
|
|
vfp_reg_offset(1, a->vm),
|
|
|
|
fpst, opr_sz, opr_sz, a->rot,
|
|
|
|
fn_gvec_ptr);
|
|
|
|
tcg_temp_free_ptr(tcg_ctx, fpst);
|
|
|
|
return true;
|
|
|
|
}
|
2020-05-07 13:09:22 +00:00
|
|
|
|
|
|
|
static bool trans_VDOT(DisasContext *s, arg_VDOT *a)
|
|
|
|
{
|
|
|
|
int opr_sz;
|
|
|
|
gen_helper_gvec_3 *fn_gvec;
|
|
|
|
TCGContext *tcg_ctx = s->uc->tcg_ctx;
|
|
|
|
|
|
|
|
if (!dc_isar_feature(aa32_dp, s)) {
|
|
|
|
return false;
|
|
|
|
}
|
|
|
|
|
|
|
|
/* UNDEF accesses to D16-D31 if they don't exist. */
|
|
|
|
if (!dc_isar_feature(aa32_simd_r32, s) &&
|
|
|
|
((a->vd | a->vn | a->vm) & 0x10)) {
|
|
|
|
return false;
|
|
|
|
}
|
|
|
|
|
|
|
|
if ((a->vn | a->vm | a->vd) & a->q) {
|
|
|
|
return false;
|
|
|
|
}
|
|
|
|
|
|
|
|
if (!vfp_access_check(s)) {
|
|
|
|
return true;
|
|
|
|
}
|
|
|
|
|
|
|
|
opr_sz = (1 + a->q) * 8;
|
|
|
|
fn_gvec = a->u ? gen_helper_gvec_udot_b : gen_helper_gvec_sdot_b;
|
|
|
|
tcg_gen_gvec_3_ool(tcg_ctx, vfp_reg_offset(1, a->vd),
|
|
|
|
vfp_reg_offset(1, a->vn),
|
|
|
|
vfp_reg_offset(1, a->vm),
|
|
|
|
opr_sz, opr_sz, 0, fn_gvec);
|
|
|
|
return true;
|
|
|
|
}
|
2020-05-07 13:12:13 +00:00
|
|
|
|
|
|
|
static bool trans_VFML(DisasContext *s, arg_VFML *a)
|
|
|
|
{
|
|
|
|
int opr_sz;
|
|
|
|
TCGContext *tcg_ctx = s->uc->tcg_ctx;
|
|
|
|
|
|
|
|
if (!dc_isar_feature(aa32_fhm, s)) {
|
|
|
|
return false;
|
|
|
|
}
|
|
|
|
|
|
|
|
/* UNDEF accesses to D16-D31 if they don't exist. */
|
|
|
|
if (!dc_isar_feature(aa32_simd_r32, s) &&
|
|
|
|
(a->vd & 0x10)) {
|
|
|
|
return false;
|
|
|
|
}
|
|
|
|
|
|
|
|
if (a->vd & a->q) {
|
|
|
|
return false;
|
|
|
|
}
|
|
|
|
|
|
|
|
if (!vfp_access_check(s)) {
|
|
|
|
return true;
|
|
|
|
}
|
|
|
|
|
|
|
|
opr_sz = (1 + a->q) * 8;
|
|
|
|
tcg_gen_gvec_3_ptr(tcg_ctx, vfp_reg_offset(1, a->vd),
|
|
|
|
vfp_reg_offset(a->q, a->vn),
|
|
|
|
vfp_reg_offset(a->q, a->vm),
|
|
|
|
tcg_ctx->cpu_env, opr_sz, opr_sz, a->s, /* is_2 == 0 */
|
|
|
|
gen_helper_gvec_fmlal_a32);
|
|
|
|
return true;
|
|
|
|
}
|
|
|
|
|
2020-05-07 13:15:27 +00:00
|
|
|
static bool trans_VCMLA_scalar(DisasContext *s, arg_VCMLA_scalar *a)
|
|
|
|
{
|
|
|
|
gen_helper_gvec_3_ptr *fn_gvec_ptr;
|
|
|
|
int opr_sz;
|
|
|
|
TCGv_ptr fpst;
|
|
|
|
TCGContext *tcg_ctx = s->uc->tcg_ctx;
|
|
|
|
|
|
|
|
if (!dc_isar_feature(aa32_vcma, s)) {
|
|
|
|
return false;
|
|
|
|
}
|
|
|
|
if (a->size == 0 && !dc_isar_feature(aa32_fp16_arith, s)) {
|
|
|
|
return false;
|
|
|
|
}
|
|
|
|
|
|
|
|
/* UNDEF accesses to D16-D31 if they don't exist. */
|
|
|
|
if (!dc_isar_feature(aa32_simd_r32, s) &&
|
|
|
|
((a->vd | a->vn | a->vm) & 0x10)) {
|
|
|
|
return false;
|
|
|
|
}
|
|
|
|
|
|
|
|
if ((a->vd | a->vn) & a->q) {
|
|
|
|
return false;
|
|
|
|
}
|
|
|
|
|
|
|
|
if (!vfp_access_check(s)) {
|
|
|
|
return true;
|
|
|
|
}
|
|
|
|
|
|
|
|
fn_gvec_ptr = (a->size ? gen_helper_gvec_fcmlas_idx
|
|
|
|
: gen_helper_gvec_fcmlah_idx);
|
|
|
|
opr_sz = (1 + a->q) * 8;
|
|
|
|
fpst = get_fpstatus_ptr(s, 1);
|
|
|
|
tcg_gen_gvec_3_ptr(tcg_ctx, vfp_reg_offset(1, a->vd),
|
|
|
|
vfp_reg_offset(1, a->vn),
|
|
|
|
vfp_reg_offset(1, a->vm),
|
|
|
|
fpst, opr_sz, opr_sz,
|
|
|
|
(a->index << 2) | a->rot, fn_gvec_ptr);
|
|
|
|
tcg_temp_free_ptr(tcg_ctx, fpst);
|
|
|
|
return true;
|
|
|
|
}
|
2020-05-07 13:17:30 +00:00
|
|
|
|
|
|
|
static bool trans_VDOT_scalar(DisasContext *s, arg_VDOT_scalar *a)
|
|
|
|
{
|
|
|
|
gen_helper_gvec_3 *fn_gvec;
|
|
|
|
int opr_sz;
|
|
|
|
TCGv_ptr fpst;
|
|
|
|
TCGContext *tcg_ctx = s->uc->tcg_ctx;
|
|
|
|
|
|
|
|
if (!dc_isar_feature(aa32_dp, s)) {
|
|
|
|
return false;
|
|
|
|
}
|
|
|
|
|
|
|
|
/* UNDEF accesses to D16-D31 if they don't exist. */
|
|
|
|
if (!dc_isar_feature(aa32_simd_r32, s) &&
|
|
|
|
((a->vd | a->vn) & 0x10)) {
|
|
|
|
return false;
|
|
|
|
}
|
|
|
|
|
|
|
|
if ((a->vd | a->vn) & a->q) {
|
|
|
|
return false;
|
|
|
|
}
|
|
|
|
|
|
|
|
if (!vfp_access_check(s)) {
|
|
|
|
return true;
|
|
|
|
}
|
|
|
|
|
|
|
|
fn_gvec = a->u ? gen_helper_gvec_udot_idx_b : gen_helper_gvec_sdot_idx_b;
|
|
|
|
opr_sz = (1 + a->q) * 8;
|
|
|
|
fpst = get_fpstatus_ptr(s, 1);
|
|
|
|
tcg_gen_gvec_3_ool(tcg_ctx, vfp_reg_offset(1, a->vd),
|
|
|
|
vfp_reg_offset(1, a->vn),
|
|
|
|
vfp_reg_offset(1, a->rm),
|
|
|
|
opr_sz, opr_sz, a->index, fn_gvec);
|
|
|
|
tcg_temp_free_ptr(tcg_ctx, fpst);
|
|
|
|
return true;
|
|
|
|
}
|