mirror of
https://github.com/yuzu-emu/unicorn.git
synced 2024-12-23 15:15:38 +00:00
target/arm: Fix Cortex-R5F MVFR values
The Cortex-R5F initfn was not correctly setting up the MVFR ID register values. Fill these in, since some subsequent patches will use ID register checks rather than CPU feature bit checks. Backports commit 3de79d335c9aa7d726865e3933d9b21781032183 from qemu
This commit is contained in:
parent
b3cfede44f
commit
808d929d7c
|
@ -1304,6 +1304,8 @@ static void cortex_r5f_initfn(struct uc_struct *uc, Object *obj, void *opaque)
|
||||||
|
|
||||||
cortex_r5_initfn(uc, obj, opaque);
|
cortex_r5_initfn(uc, obj, opaque);
|
||||||
set_feature(&cpu->env, ARM_FEATURE_VFP3);
|
set_feature(&cpu->env, ARM_FEATURE_VFP3);
|
||||||
|
cpu->isar.mvfr0 = 0x10110221;
|
||||||
|
cpu->isar.mvfr1 = 0x00000011;
|
||||||
}
|
}
|
||||||
|
|
||||||
static const ARMCPRegInfo cortexa8_cp_reginfo[] = {
|
static const ARMCPRegInfo cortexa8_cp_reginfo[] = {
|
||||||
|
|
Loading…
Reference in a new issue