mirror of
https://github.com/yuzu-emu/unicorn.git
synced 2025-03-23 06:25:12 +00:00
target/riscv: Convert MIP CSR to target_ulong
The MIP CSR is a xlen CSR, it was only 32-bits to allow atomic access. Now that we don't use atomics for MIP we can change this back to a xlen CSR. Backports commit 028616130d5f0abc8a3b96f28963da51a875024b from qemu
This commit is contained in:
parent
7271ebf96d
commit
83ac8747a5
|
@ -136,7 +136,7 @@ struct CPURISCVState {
|
|||
* wuth the invariant that CPU_INTERRUPT_HARD is set iff mip is non-zero.
|
||||
* mip is 32-bits to allow atomic_read on 32-bit hosts.
|
||||
*/
|
||||
uint32_t mip;
|
||||
target_ulong mip;
|
||||
uint32_t miclaim;
|
||||
|
||||
target_ulong mie;
|
||||
|
|
Loading…
Reference in a new issue