mirror of
https://github.com/yuzu-emu/unicorn.git
synced 2025-02-25 17:06:55 +00:00
target/arm: Set S and PTW in 64-bit PAR format
In do_ats_write() we construct a PAR value based on the result of the translation. A comment says "S2WLK and FSTAGE are always zero, because we don't implement virtualization". Since we do in fact now implement virtualization, add the missing code that sets these bits based on the reported ARMMMUFaultInfo. (These bits are named PTW and S in ARMv8, so we follow that convention in the new comments in this patch.) Backports commit 0f7b791b35f24cb1333f779705a3f6472e6935de from qemu
This commit is contained in:
parent
5aa5ebbcc9
commit
a445db5c02
|
@ -2062,10 +2062,12 @@ static uint64_t do_ats_write(CPUARMState *env, uint64_t value,
|
||||||
|
|
||||||
par64 |= 1; /* F */
|
par64 |= 1; /* F */
|
||||||
par64 |= (fsr & 0x3f) << 1; /* FS */
|
par64 |= (fsr & 0x3f) << 1; /* FS */
|
||||||
/* Note that S2WLK and FSTAGE are always zero, because we don't
|
if (fi.stage2) {
|
||||||
* implement virtualization and therefore there can't be a stage 2
|
par64 |= (1 << 9); /* S */
|
||||||
* fault.
|
}
|
||||||
*/
|
if (fi.s1ptw) {
|
||||||
|
par64 |= (1 << 8); /* PTW */
|
||||||
|
}
|
||||||
}
|
}
|
||||||
} else {
|
} else {
|
||||||
/* fsr is a DFSR/IFSR value for the short descriptor
|
/* fsr is a DFSR/IFSR value for the short descriptor
|
||||||
|
|
Loading…
Reference in a new issue