mirror of
https://github.com/yuzu-emu/unicorn.git
synced 2024-12-22 19:45:35 +00:00
riscv: spike: Remove target macro conditionals
Backports dc4d4aaee31cd3ac4020d3b15729f0a104ce8862
This commit is contained in:
parent
19c937f2cc
commit
b23e786779
|
@ -1,14 +1,6 @@
|
|||
#ifndef HW_RISCV_SPIKE_H
|
||||
#define HW_RISCV_SPIKE_H
|
||||
|
||||
#if defined(TARGET_RISCV32)
|
||||
#define SPIKE_V1_09_1_CPU TYPE_RISCV_CPU_RV32GCSU_V1_09_1
|
||||
#define SPIKE_V1_10_0_CPU TYPE_RISCV_CPU_RV32GCSU_V1_10_0
|
||||
#elif defined(TARGET_RISCV64)
|
||||
#define SPIKE_V1_09_1_CPU TYPE_RISCV_CPU_RV64GCSU_V1_09_1
|
||||
#define SPIKE_V1_10_0_CPU TYPE_RISCV_CPU_RV64GCSU_V1_10_0
|
||||
#endif
|
||||
|
||||
void spike_v1_10_0_machine_init_register_types(struct uc_struct *uc);
|
||||
|
||||
#endif /* HW_RISCV_SPIKE_H */
|
||||
|
|
Loading…
Reference in a new issue