yuzu/unicorn
1
0
Fork 0
mirror of https://github.com/yuzu-emu/unicorn.git synced 2025-07-10 15:17:32 +00:00
Code Issues Packages Projects Releases Wiki Activity

tcg: Make cpu_HI and cpu_LO a TCGv array

Browse source 
Commit 5d4e1a1081d3f1ec2908ff0eaebe312389971ab4
allows making the type concrete
This commit is contained in:
Lioncash 2018-02-21 00:33:08 -05:00
parent 50b871f523
commit baf25644dd
No known key found for this signature in database
GPG key ID: 4E3C3CC1031BA9C7
3 changed files with 52 additions and 61 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

106
qemu/target-mips/translate.c
View file

@ -3039,8 +3039,8 @@ static void gen_HILO(DisasContext *ctx, uint32_t opc, int acc, int reg)
{ {
TCGContext *tcg_ctx = ctx->uc->tcg_ctx; TCGContext *tcg_ctx = ctx->uc->tcg_ctx;
TCGv **cpu_gpr = (TCGv **)tcg_ctx->cpu_gpr; TCGv **cpu_gpr = (TCGv **)tcg_ctx->cpu_gpr;
TCGv **cpu_HI = (TCGv **)tcg_ctx->cpu_HI; TCGv *cpu_HI = tcg_ctx->cpu_HI;
TCGv **cpu_LO = (TCGv **)tcg_ctx->cpu_LO; TCGv *cpu_LO = tcg_ctx->cpu_LO;
if (reg == 0 && (opc == OPC_MFHI || opc == OPC_MFLO)) { if (reg == 0 && (opc == OPC_MFHI || opc == OPC_MFLO)) {
/* Treat as NOP. */ /* Treat as NOP. */
@ -3055,49 +3055,49 @@ static void gen_HILO(DisasContext *ctx, uint32_t opc, int acc, int reg)
case OPC_MFHI: case OPC_MFHI:
#if defined(TARGET_MIPS64) #if defined(TARGET_MIPS64)
if (acc != 0) { if (acc != 0) {
tcg_gen_ext32s_tl(tcg_ctx, *cpu_gpr[reg], *cpu_HI[acc]); tcg_gen_ext32s_tl(tcg_ctx, *cpu_gpr[reg], cpu_HI[acc]);
} else } else
#endif #endif
{ {
tcg_gen_mov_tl(tcg_ctx, *cpu_gpr[reg], *cpu_HI[acc]); tcg_gen_mov_tl(tcg_ctx, *cpu_gpr[reg], cpu_HI[acc]);
} }
break; break;
case OPC_MFLO: case OPC_MFLO:
#if defined(TARGET_MIPS64) #if defined(TARGET_MIPS64)
if (acc != 0) { if (acc != 0) {
tcg_gen_ext32s_tl(tcg_ctx, *cpu_gpr[reg], *cpu_LO[acc]); tcg_gen_ext32s_tl(tcg_ctx, *cpu_gpr[reg], cpu_LO[acc]);
} else } else
#endif #endif
{ {
tcg_gen_mov_tl(tcg_ctx, *cpu_gpr[reg], *cpu_LO[acc]); tcg_gen_mov_tl(tcg_ctx, *cpu_gpr[reg], cpu_LO[acc]);
} }
break; break;
case OPC_MTHI: case OPC_MTHI:
if (reg != 0) { if (reg != 0) {
#if defined(TARGET_MIPS64) #if defined(TARGET_MIPS64)
if (acc != 0) { if (acc != 0) {
tcg_gen_ext32s_tl(tcg_ctx, *cpu_HI[acc], *cpu_gpr[reg]); tcg_gen_ext32s_tl(tcg_ctx, cpu_HI[acc], *cpu_gpr[reg]);
} else } else
#endif #endif
{ {
tcg_gen_mov_tl(tcg_ctx, *cpu_HI[acc], *cpu_gpr[reg]); tcg_gen_mov_tl(tcg_ctx, cpu_HI[acc], *cpu_gpr[reg]);
} }
} else { } else {
tcg_gen_movi_tl(tcg_ctx, *cpu_HI[acc], 0); tcg_gen_movi_tl(tcg_ctx, cpu_HI[acc], 0);
} }
break; break;
case OPC_MTLO: case OPC_MTLO:
if (reg != 0) { if (reg != 0) {
#if defined(TARGET_MIPS64) #if defined(TARGET_MIPS64)
if (acc != 0) { if (acc != 0) {
tcg_gen_ext32s_tl(tcg_ctx, *cpu_LO[acc], *cpu_gpr[reg]); tcg_gen_ext32s_tl(tcg_ctx, cpu_LO[acc], *cpu_gpr[reg]);
} else } else
#endif #endif
{ {
tcg_gen_mov_tl(tcg_ctx, *cpu_LO[acc], *cpu_gpr[reg]); tcg_gen_mov_tl(tcg_ctx, cpu_LO[acc], *cpu_gpr[reg]);
} }
} else { } else {
tcg_gen_movi_tl(tcg_ctx, *cpu_LO[acc], 0); tcg_gen_movi_tl(tcg_ctx, cpu_LO[acc], 0);
} }
break; break;
} }
@ -3396,8 +3396,8 @@ static void gen_muldiv(DisasContext *ctx, uint32_t opc,
int acc, int rs, int rt) int acc, int rs, int rt)
{ {
TCGContext *tcg_ctx = ctx->uc->tcg_ctx; TCGContext *tcg_ctx = ctx->uc->tcg_ctx;
TCGv **cpu_HI = (TCGv **)tcg_ctx->cpu_HI; TCGv *cpu_HI = tcg_ctx->cpu_HI;
TCGv **cpu_LO = (TCGv **)tcg_ctx->cpu_LO; TCGv *cpu_LO = tcg_ctx->cpu_LO;
TCGv t0, t1; TCGv t0, t1;
t0 = tcg_temp_new(tcg_ctx); t0 = tcg_temp_new(tcg_ctx);
@ -3424,10 +3424,10 @@ static void gen_muldiv(DisasContext *ctx, uint32_t opc,
tcg_gen_or_tl(tcg_ctx, t2, t2, t3); tcg_gen_or_tl(tcg_ctx, t2, t2, t3);
tcg_gen_movi_tl(tcg_ctx, t3, 0); tcg_gen_movi_tl(tcg_ctx, t3, 0);
tcg_gen_movcond_tl(tcg_ctx, TCG_COND_NE, t1, t2, t3, t2, t1); tcg_gen_movcond_tl(tcg_ctx, TCG_COND_NE, t1, t2, t3, t2, t1);
tcg_gen_div_tl(tcg_ctx, *cpu_LO[acc], t0, t1); tcg_gen_div_tl(tcg_ctx, cpu_LO[acc], t0, t1);
tcg_gen_rem_tl(tcg_ctx, *cpu_HI[acc], t0, t1); tcg_gen_rem_tl(tcg_ctx, cpu_HI[acc], t0, t1);
tcg_gen_ext32s_tl(tcg_ctx, *cpu_LO[acc], *cpu_LO[acc]); tcg_gen_ext32s_tl(tcg_ctx, cpu_LO[acc], cpu_LO[acc]);
tcg_gen_ext32s_tl(tcg_ctx, *cpu_HI[acc], *cpu_HI[acc]); tcg_gen_ext32s_tl(tcg_ctx, cpu_HI[acc], cpu_HI[acc]);
tcg_temp_free(tcg_ctx, t3); tcg_temp_free(tcg_ctx, t3);
tcg_temp_free(tcg_ctx, t2); tcg_temp_free(tcg_ctx, t2);
} }
@ -3439,10 +3439,10 @@ static void gen_muldiv(DisasContext *ctx, uint32_t opc,
tcg_gen_ext32u_tl(tcg_ctx, t0, t0); tcg_gen_ext32u_tl(tcg_ctx, t0, t0);
tcg_gen_ext32u_tl(tcg_ctx, t1, t1); tcg_gen_ext32u_tl(tcg_ctx, t1, t1);
tcg_gen_movcond_tl(tcg_ctx, TCG_COND_EQ, t1, t1, t2, t3, t1); tcg_gen_movcond_tl(tcg_ctx, TCG_COND_EQ, t1, t1, t2, t3, t1);
tcg_gen_divu_tl(tcg_ctx, *cpu_LO[acc], t0, t1); tcg_gen_divu_tl(tcg_ctx, cpu_LO[acc], t0, t1);
tcg_gen_remu_tl(tcg_ctx, *cpu_HI[acc], t0, t1); tcg_gen_remu_tl(tcg_ctx, cpu_HI[acc], t0, t1);
tcg_gen_ext32s_tl(tcg_ctx, *cpu_LO[acc], *cpu_LO[acc]); tcg_gen_ext32s_tl(tcg_ctx, cpu_LO[acc], cpu_LO[acc]);
tcg_gen_ext32s_tl(tcg_ctx, *cpu_HI[acc], *cpu_HI[acc]); tcg_gen_ext32s_tl(tcg_ctx, cpu_HI[acc], cpu_HI[acc]);
tcg_temp_free(tcg_ctx, t3); tcg_temp_free(tcg_ctx, t3);
tcg_temp_free(tcg_ctx, t2); tcg_temp_free(tcg_ctx, t2);
} }
@ -3454,8 +3454,8 @@ static void gen_muldiv(DisasContext *ctx, uint32_t opc,
tcg_gen_trunc_tl_i32(tcg_ctx, t2, t0); tcg_gen_trunc_tl_i32(tcg_ctx, t2, t0);
tcg_gen_trunc_tl_i32(tcg_ctx, t3, t1); tcg_gen_trunc_tl_i32(tcg_ctx, t3, t1);
tcg_gen_muls2_i32(tcg_ctx, t2, t3, t2, t3); tcg_gen_muls2_i32(tcg_ctx, t2, t3, t2, t3);
tcg_gen_ext_i32_tl(tcg_ctx, *cpu_LO[acc], t2); tcg_gen_ext_i32_tl(tcg_ctx, cpu_LO[acc], t2);
tcg_gen_ext_i32_tl(tcg_ctx, *cpu_HI[acc], t3); tcg_gen_ext_i32_tl(tcg_ctx, cpu_HI[acc], t3);
tcg_temp_free_i32(tcg_ctx, t2); tcg_temp_free_i32(tcg_ctx, t2);
tcg_temp_free_i32(tcg_ctx, t3); tcg_temp_free_i32(tcg_ctx, t3);
} }
@ -3467,8 +3467,8 @@ static void gen_muldiv(DisasContext *ctx, uint32_t opc,
tcg_gen_trunc_tl_i32(tcg_ctx, t2, t0); tcg_gen_trunc_tl_i32(tcg_ctx, t2, t0);
tcg_gen_trunc_tl_i32(tcg_ctx, t3, t1); tcg_gen_trunc_tl_i32(tcg_ctx, t3, t1);
tcg_gen_mulu2_i32(tcg_ctx, t2, t3, t2, t3); tcg_gen_mulu2_i32(tcg_ctx, t2, t3, t2, t3);
tcg_gen_ext_i32_tl(tcg_ctx, *cpu_LO[acc], t2); tcg_gen_ext_i32_tl(tcg_ctx, cpu_LO[acc], t2);
tcg_gen_ext_i32_tl(tcg_ctx, *cpu_HI[acc], t3); tcg_gen_ext_i32_tl(tcg_ctx, cpu_HI[acc], t3);
tcg_temp_free_i32(tcg_ctx, t2); tcg_temp_free_i32(tcg_ctx, t2);
tcg_temp_free_i32(tcg_ctx, t3); tcg_temp_free_i32(tcg_ctx, t3);
} }
@ -3485,8 +3485,8 @@ static void gen_muldiv(DisasContext *ctx, uint32_t opc,
tcg_gen_or_tl(tcg_ctx, t2, t2, t3); tcg_gen_or_tl(tcg_ctx, t2, t2, t3);
tcg_gen_movi_tl(tcg_ctx, t3, 0); tcg_gen_movi_tl(tcg_ctx, t3, 0);
tcg_gen_movcond_tl(tcg_ctx, TCG_COND_NE, t1, t2, t3, t2, t1); tcg_gen_movcond_tl(tcg_ctx, TCG_COND_NE, t1, t2, t3, t2, t1);
tcg_gen_div_tl(tcg_ctx, *cpu_LO[acc], t0, t1); tcg_gen_div_tl(tcg_ctx, cpu_LO[acc], t0, t1);
tcg_gen_rem_tl(tcg_ctx, *cpu_HI[acc], t0, t1); tcg_gen_rem_tl(tcg_ctx, cpu_HI[acc], t0, t1);
tcg_temp_free(tcg_ctx, t3); tcg_temp_free(tcg_ctx, t3);
tcg_temp_free(tcg_ctx, t2); tcg_temp_free(tcg_ctx, t2);
} }
@ -3496,17 +3496,17 @@ static void gen_muldiv(DisasContext *ctx, uint32_t opc,
TCGv t2 = tcg_const_tl(tcg_ctx, 0); TCGv t2 = tcg_const_tl(tcg_ctx, 0);
TCGv t3 = tcg_const_tl(tcg_ctx, 1); TCGv t3 = tcg_const_tl(tcg_ctx, 1);
tcg_gen_movcond_tl(tcg_ctx, TCG_COND_EQ, t1, t1, t2, t3, t1); tcg_gen_movcond_tl(tcg_ctx, TCG_COND_EQ, t1, t1, t2, t3, t1);
tcg_gen_divu_i64(tcg_ctx, *cpu_LO[acc], t0, t1); tcg_gen_divu_i64(tcg_ctx, cpu_LO[acc], t0, t1);
tcg_gen_remu_i64(tcg_ctx, *cpu_HI[acc], t0, t1); tcg_gen_remu_i64(tcg_ctx, cpu_HI[acc], t0, t1);
tcg_temp_free(tcg_ctx, t3); tcg_temp_free(tcg_ctx, t3);
tcg_temp_free(tcg_ctx, t2); tcg_temp_free(tcg_ctx, t2);
} }
break; break;
case OPC_DMULT: case OPC_DMULT:
tcg_gen_muls2_i64(tcg_ctx, *cpu_LO[acc], *cpu_HI[acc], t0, t1); tcg_gen_muls2_i64(tcg_ctx, cpu_LO[acc], cpu_HI[acc], t0, t1);
break; break;
case OPC_DMULTU: case OPC_DMULTU:
tcg_gen_mulu2_i64(tcg_ctx, *cpu_LO[acc], *cpu_HI[acc], t0, t1); tcg_gen_mulu2_i64(tcg_ctx, cpu_LO[acc], cpu_HI[acc], t0, t1);
break; break;
#endif #endif
case OPC_MADD: case OPC_MADD:
@ -3517,15 +3517,15 @@ static void gen_muldiv(DisasContext *ctx, uint32_t opc,
tcg_gen_ext_tl_i64(tcg_ctx, t2, t0); tcg_gen_ext_tl_i64(tcg_ctx, t2, t0);
tcg_gen_ext_tl_i64(tcg_ctx, t3, t1); tcg_gen_ext_tl_i64(tcg_ctx, t3, t1);
tcg_gen_mul_i64(tcg_ctx, t2, t2, t3); tcg_gen_mul_i64(tcg_ctx, t2, t2, t3);
tcg_gen_concat_tl_i64(tcg_ctx, t3, *cpu_LO[acc], *cpu_HI[acc]); tcg_gen_concat_tl_i64(tcg_ctx, t3, cpu_LO[acc], cpu_HI[acc]);
tcg_gen_add_i64(tcg_ctx, t2, t2, t3); tcg_gen_add_i64(tcg_ctx, t2, t2, t3);
tcg_temp_free_i64(tcg_ctx, t3); tcg_temp_free_i64(tcg_ctx, t3);
tcg_gen_trunc_i64_tl(tcg_ctx, t0, t2); tcg_gen_trunc_i64_tl(tcg_ctx, t0, t2);
tcg_gen_shri_i64(tcg_ctx, t2, t2, 32); tcg_gen_shri_i64(tcg_ctx, t2, t2, 32);
tcg_gen_trunc_i64_tl(tcg_ctx, t1, t2); tcg_gen_trunc_i64_tl(tcg_ctx, t1, t2);
tcg_temp_free_i64(tcg_ctx, t2); tcg_temp_free_i64(tcg_ctx, t2);
tcg_gen_ext32s_tl(tcg_ctx, *cpu_LO[acc], t0); tcg_gen_ext32s_tl(tcg_ctx, cpu_LO[acc], t0);
tcg_gen_ext32s_tl(tcg_ctx, *cpu_HI[acc], t1); tcg_gen_ext32s_tl(tcg_ctx, cpu_HI[acc], t1);
} }
break; break;
case OPC_MADDU: case OPC_MADDU:
@ -3538,15 +3538,15 @@ static void gen_muldiv(DisasContext *ctx, uint32_t opc,
tcg_gen_extu_tl_i64(tcg_ctx, t2, t0); tcg_gen_extu_tl_i64(tcg_ctx, t2, t0);
tcg_gen_extu_tl_i64(tcg_ctx, t3, t1); tcg_gen_extu_tl_i64(tcg_ctx, t3, t1);
tcg_gen_mul_i64(tcg_ctx, t2, t2, t3); tcg_gen_mul_i64(tcg_ctx, t2, t2, t3);
tcg_gen_concat_tl_i64(tcg_ctx, t3, *cpu_LO[acc], *cpu_HI[acc]); tcg_gen_concat_tl_i64(tcg_ctx, t3, cpu_LO[acc], cpu_HI[acc]);
tcg_gen_add_i64(tcg_ctx, t2, t2, t3); tcg_gen_add_i64(tcg_ctx, t2, t2, t3);
tcg_temp_free_i64(tcg_ctx, t3); tcg_temp_free_i64(tcg_ctx, t3);
tcg_gen_trunc_i64_tl(tcg_ctx, t0, t2); tcg_gen_trunc_i64_tl(tcg_ctx, t0, t2);
tcg_gen_shri_i64(tcg_ctx, t2, t2, 32); tcg_gen_shri_i64(tcg_ctx, t2, t2, 32);
tcg_gen_trunc_i64_tl(tcg_ctx, t1, t2); tcg_gen_trunc_i64_tl(tcg_ctx, t1, t2);
tcg_temp_free_i64(tcg_ctx, t2); tcg_temp_free_i64(tcg_ctx, t2);
tcg_gen_ext32s_tl(tcg_ctx, *cpu_LO[acc], t0); tcg_gen_ext32s_tl(tcg_ctx, cpu_LO[acc], t0);
tcg_gen_ext32s_tl(tcg_ctx, *cpu_HI[acc], t1); tcg_gen_ext32s_tl(tcg_ctx, cpu_HI[acc], t1);
} }
break; break;
case OPC_MSUB: case OPC_MSUB:
@ -3557,15 +3557,15 @@ static void gen_muldiv(DisasContext *ctx, uint32_t opc,
tcg_gen_ext_tl_i64(tcg_ctx, t2, t0); tcg_gen_ext_tl_i64(tcg_ctx, t2, t0);
tcg_gen_ext_tl_i64(tcg_ctx, t3, t1); tcg_gen_ext_tl_i64(tcg_ctx, t3, t1);
tcg_gen_mul_i64(tcg_ctx, t2, t2, t3); tcg_gen_mul_i64(tcg_ctx, t2, t2, t3);
tcg_gen_concat_tl_i64(tcg_ctx, t3, *cpu_LO[acc], *cpu_HI[acc]); tcg_gen_concat_tl_i64(tcg_ctx, t3, cpu_LO[acc], cpu_HI[acc]);
tcg_gen_sub_i64(tcg_ctx, t2, t3, t2); tcg_gen_sub_i64(tcg_ctx, t2, t3, t2);
tcg_temp_free_i64(tcg_ctx, t3); tcg_temp_free_i64(tcg_ctx, t3);
tcg_gen_trunc_i64_tl(tcg_ctx, t0, t2); tcg_gen_trunc_i64_tl(tcg_ctx, t0, t2);
tcg_gen_shri_i64(tcg_ctx, t2, t2, 32); tcg_gen_shri_i64(tcg_ctx, t2, t2, 32);
tcg_gen_trunc_i64_tl(tcg_ctx, t1, t2); tcg_gen_trunc_i64_tl(tcg_ctx, t1, t2);
tcg_temp_free_i64(tcg_ctx, t2); tcg_temp_free_i64(tcg_ctx, t2);
tcg_gen_ext32s_tl(tcg_ctx, *cpu_LO[acc], t0); tcg_gen_ext32s_tl(tcg_ctx, cpu_LO[acc], t0);
tcg_gen_ext32s_tl(tcg_ctx, *cpu_HI[acc], t1); tcg_gen_ext32s_tl(tcg_ctx, cpu_HI[acc], t1);
} }
break; break;
case OPC_MSUBU: case OPC_MSUBU:
@ -3578,15 +3578,15 @@ static void gen_muldiv(DisasContext *ctx, uint32_t opc,
tcg_gen_extu_tl_i64(tcg_ctx, t2, t0); tcg_gen_extu_tl_i64(tcg_ctx, t2, t0);
tcg_gen_extu_tl_i64(tcg_ctx, t3, t1); tcg_gen_extu_tl_i64(tcg_ctx, t3, t1);
tcg_gen_mul_i64(tcg_ctx, t2, t2, t3); tcg_gen_mul_i64(tcg_ctx, t2, t2, t3);
tcg_gen_concat_tl_i64(tcg_ctx, t3, *cpu_LO[acc], *cpu_HI[acc]); tcg_gen_concat_tl_i64(tcg_ctx, t3, cpu_LO[acc], cpu_HI[acc]);
tcg_gen_sub_i64(tcg_ctx, t2, t3, t2); tcg_gen_sub_i64(tcg_ctx, t2, t3, t2);
tcg_temp_free_i64(tcg_ctx, t3); tcg_temp_free_i64(tcg_ctx, t3);
tcg_gen_trunc_i64_tl(tcg_ctx, t0, t2); tcg_gen_trunc_i64_tl(tcg_ctx, t0, t2);
tcg_gen_shri_i64(tcg_ctx, t2, t2, 32); tcg_gen_shri_i64(tcg_ctx, t2, t2, 32);
tcg_gen_trunc_i64_tl(tcg_ctx, t1, t2); tcg_gen_trunc_i64_tl(tcg_ctx, t1, t2);
tcg_temp_free_i64(tcg_ctx, t2); tcg_temp_free_i64(tcg_ctx, t2);
tcg_gen_ext32s_tl(tcg_ctx, *cpu_LO[acc], t0); tcg_gen_ext32s_tl(tcg_ctx, cpu_LO[acc], t0);
tcg_gen_ext32s_tl(tcg_ctx, *cpu_HI[acc], t1); tcg_gen_ext32s_tl(tcg_ctx, cpu_HI[acc], t1);
} }
break; break;
default: default:
@ -20095,17 +20095,13 @@ void mips_tcg_init(struct uc_struct *uc)
*((TCGv *)tcg_ctx->cpu_PC) = tcg_global_mem_new(tcg_ctx, tcg_ctx->cpu_env, *((TCGv *)tcg_ctx->cpu_PC) = tcg_global_mem_new(tcg_ctx, tcg_ctx->cpu_env,
offsetof(CPUMIPSState, active_tc.PC), "PC"); offsetof(CPUMIPSState, active_tc.PC), "PC");
if (!uc->init_tcg) { for (i = 0; i < MIPS_DSP_ACC; i++) {
for (i = 0; i < MIPS_DSP_ACC; i++) { tcg_ctx->cpu_HI[i] = tcg_global_mem_new(tcg_ctx, tcg_ctx->cpu_env,
tcg_ctx->cpu_HI[i] = g_malloc0(sizeof(TCGv)); offsetof(CPUMIPSState, active_tc.HI[i]),
*((TCGv *)tcg_ctx->cpu_HI[i]) = tcg_global_mem_new(tcg_ctx, tcg_ctx->cpu_env, regnames_HI[i]);
offsetof(CPUMIPSState, active_tc.HI[i]), tcg_ctx->cpu_LO[i] = tcg_global_mem_new(tcg_ctx, tcg_ctx->cpu_env,
regnames_HI[i]); offsetof(CPUMIPSState, active_tc.LO[i]),
tcg_ctx->cpu_LO[i] = g_malloc0(sizeof(TCGv)); regnames_LO[i]);
*((TCGv *)tcg_ctx->cpu_LO[i]) = tcg_global_mem_new(tcg_ctx, tcg_ctx->cpu_env,
offsetof(CPUMIPSState, active_tc.LO[i]),
regnames_LO[i]);
}
} }
if (!uc->init_tcg) if (!uc->init_tcg)

5
qemu/target-mips/unicorn.c
View file

@ -53,11 +53,6 @@ void mips_release(void *ctx)
g_free(cpu->env.tlb); g_free(cpu->env.tlb);
g_free(cpu->env.mvp); g_free(cpu->env.mvp);
for (i = 0; i < MIPS_DSP_ACC; i++) {
g_free(tcg_ctx->cpu_HI[i]);
g_free(tcg_ctx->cpu_LO[i]);
}
for (i = 0; i < 32; i++) { for (i = 0; i < 32; i++) {
g_free(tcg_ctx->cpu_gpr[i]); g_free(tcg_ctx->cpu_gpr[i]);
} }

2
qemu/tcg/tcg.h
View file

@ -813,7 +813,7 @@ struct TCGContext {
/* qemu/target-mips/translate.c */ /* qemu/target-mips/translate.c */
/* global register indices */ /* global register indices */
void *cpu_gpr[32], *cpu_PC; void *cpu_gpr[32], *cpu_PC;
void *cpu_HI[4], *cpu_LO[4]; // MIPS_DSP_ACC = 4 in qemu/target-mips/cpu.h TCGv cpu_HI[4], cpu_LO[4]; // MIPS_DSP_ACC = 4 in qemu/target-mips/cpu.h
void *cpu_dspctrl, *btarget, *bcond; void *cpu_dspctrl, *btarget, *bcond;
TCGv_i32 hflags; TCGv_i32 hflags;
TCGv_i32 fpu_fcr31; TCGv_i32 fpu_fcr31;