mirror of
https://github.com/yuzu-emu/unicorn.git
synced 2025-01-10 23:35:32 +00:00
target/arm/translate-a64: Don't underdecode SIMD ld/st single
In the AdvSIMD load/store single structure encodings, the non-post-indexed case should have zeroes in [20:16] (which is the Rm field for the post-indexed case). Bit 31 must also be zero (a check we got right in ldst_multiple but not here). Correctly UNDEF these unallocated encodings. Backports commit 9c72b68ad746a51f63822cffab4d144b5957823a from qemu
This commit is contained in:
parent
60ccaf56ac
commit
decebb5936
|
@ -3483,6 +3483,7 @@ static void disas_ldst_single_struct(DisasContext *s, uint32_t insn)
|
||||||
TCGContext *tcg_ctx = s->uc->tcg_ctx;
|
TCGContext *tcg_ctx = s->uc->tcg_ctx;
|
||||||
int rt = extract32(insn, 0, 5);
|
int rt = extract32(insn, 0, 5);
|
||||||
int rn = extract32(insn, 5, 5);
|
int rn = extract32(insn, 5, 5);
|
||||||
|
int rm = extract32(insn, 16, 5);
|
||||||
int size = extract32(insn, 10, 2);
|
int size = extract32(insn, 10, 2);
|
||||||
int S = extract32(insn, 12, 1);
|
int S = extract32(insn, 12, 1);
|
||||||
int opc = extract32(insn, 13, 3);
|
int opc = extract32(insn, 13, 3);
|
||||||
|
@ -3498,6 +3499,15 @@ static void disas_ldst_single_struct(DisasContext *s, uint32_t insn)
|
||||||
int ebytes, xs;
|
int ebytes, xs;
|
||||||
TCGv_i64 tcg_addr, tcg_rn, tcg_ebytes;
|
TCGv_i64 tcg_addr, tcg_rn, tcg_ebytes;
|
||||||
|
|
||||||
|
if (extract32(insn, 31, 1)) {
|
||||||
|
unallocated_encoding(s);
|
||||||
|
return;
|
||||||
|
}
|
||||||
|
if (!is_postidx && rm != 0) {
|
||||||
|
unallocated_encoding(s);
|
||||||
|
return;
|
||||||
|
}
|
||||||
|
|
||||||
switch (scale) {
|
switch (scale) {
|
||||||
case 3:
|
case 3:
|
||||||
if (!is_load || S) {
|
if (!is_load || S) {
|
||||||
|
@ -3575,7 +3585,6 @@ static void disas_ldst_single_struct(DisasContext *s, uint32_t insn)
|
||||||
}
|
}
|
||||||
|
|
||||||
if (is_postidx) {
|
if (is_postidx) {
|
||||||
int rm = extract32(insn, 16, 5);
|
|
||||||
if (rm == 31) {
|
if (rm == 31) {
|
||||||
tcg_gen_mov_i64(tcg_ctx, tcg_rn, tcg_addr);
|
tcg_gen_mov_i64(tcg_ctx, tcg_rn, tcg_addr);
|
||||||
} else {
|
} else {
|
||||||
|
|
Loading…
Reference in a new issue