yuzu/unicorn
1
0
Fork 0
mirror of https://github.com/yuzu-emu/unicorn.git synced 2025-02-02 17:01:04 +00:00
Code Issues Packages Projects Releases Wiki Activity

target/mips: Add emulation of MXU instructions S32LDD and S32LDDR

Browse source 
Backports commit 4ca837218c92139cb85d214a25d1d1bc3f7e044c from qemu
This commit is contained in:
Craig Janeczek 2018-11-11 07:24:26 -05:00 committed by Lioncash
parent bd75529f43
commit f2c3e173ad
No known key found for this signature in database
GPG key ID: 4E3C3CC1031BA9C7
1 changed files with 48 additions and 7 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

55
qemu/target/mips/translate.c
View file

@ -24575,6 +24575,53 @@ static void gen_mxu_q8mul_q8mulsu(DisasContext *ctx)
tcg_temp_free(tcg_ctx, t7); tcg_temp_free(tcg_ctx, t7);
} }
/*
* S32LDD XRa, Rb, S12 - Load a word from memory to XRF
* S32LDDR XRa, Rb, S12 - Load a word from memory to XRF, reversed byte seq.
*/
static void gen_mxu_s32ldd_s32lddr(DisasContext *ctx)
{
TCGContext *tcg_ctx = ctx->uc->tcg_ctx;
TCGv t0, t1;
TCGLabel *l0;
uint32_t XRa, Rb, s12, sel;
t0 = tcg_temp_new(tcg_ctx);
t1 = tcg_temp_new(tcg_ctx);
l0 = gen_new_label(tcg_ctx);
XRa = extract32(ctx->opcode, 6, 4);
s12 = extract32(ctx->opcode, 10, 10);
sel = extract32(ctx->opcode, 20, 1);
Rb = extract32(ctx->opcode, 21, 5);
gen_load_mxu_cr(ctx, t0);
tcg_gen_andi_tl(tcg_ctx, t0, t0, MXU_CR_MXU_EN);
tcg_gen_brcondi_tl(tcg_ctx, TCG_COND_NE, t0, MXU_CR_MXU_EN, l0);
gen_load_gpr(ctx, t0, Rb);
tcg_gen_movi_tl(tcg_ctx, t1, s12);
tcg_gen_shli_tl(tcg_ctx, t1, t1, 2);
if (s12 & 0x200) {
tcg_gen_ori_tl(tcg_ctx, t1, t1, 0xFFFFF000);
}
tcg_gen_add_tl(tcg_ctx, t1, t0, t1);
tcg_gen_qemu_ld_tl(ctx->uc, t1, t1, ctx->mem_idx, MO_SL);
if (sel == 1) {
/* S32LDDR */
tcg_gen_bswap32_tl(tcg_ctx, t1, t1);
}
gen_store_mxu_gpr(ctx, t1, XRa);
gen_set_label(tcg_ctx, l0);
tcg_temp_free(tcg_ctx, t0);
tcg_temp_free(tcg_ctx, t1);
}
/* /*
* Decoding engine for MXU * Decoding engine for MXU
@ -24804,14 +24851,8 @@ static void decode_opc_mxu__pool04(CPUMIPSState *env, DisasContext *ctx)
switch (opcode) { switch (opcode) {
case OPC_MXU_S32LDD: case OPC_MXU_S32LDD:
/* TODO: Implement emulation of S32LDD instruction. */
MIPS_INVAL("OPC_MXU_S32LDD");
generate_exception_end(ctx, EXCP_RI);
break;
case OPC_MXU_S32LDDR: case OPC_MXU_S32LDDR:
/* TODO: Implement emulation of S32LDDR instruction. */ gen_mxu_s32ldd_s32lddr(ctx);
MIPS_INVAL("OPC_MXU_S32LDDR");
generate_exception_end(ctx, EXCP_RI);
break; break;
default: default:
MIPS_INVAL("decode_opc_mxu"); MIPS_INVAL("decode_opc_mxu");