mirror of
https://github.com/yuzu-emu/unicorn.git
synced 2024-12-25 21:45:31 +00:00
d1e4ac0451
There are functions tlb_fill(), cpu_unaligned_access() and do_unaligned_access() that are called with access type and mmu index arguments. But these arguments are named 'is_write' and 'is_user' in their declarations. The patches fix the arguments to avoid a confusion. Backports commit b35399bb4e9968296a12303b00f9f2066470e987 from qemu
111 lines
4 KiB
C
111 lines
4 KiB
C
#ifndef CPU_COMMON_H
|
|
#define CPU_COMMON_H 1
|
|
|
|
/* CPU interfaces that are target independent. */
|
|
|
|
struct uc_struct;
|
|
|
|
#ifndef CONFIG_USER_ONLY
|
|
#include "exec/hwaddr.h"
|
|
#endif
|
|
|
|
#include "qemu/bswap.h"
|
|
#include "qemu/queue.h"
|
|
#include "qemu/fprintf-fn.h"
|
|
#include "qemu/typedefs.h"
|
|
|
|
#if !defined(CONFIG_USER_ONLY)
|
|
|
|
enum device_endian {
|
|
DEVICE_NATIVE_ENDIAN,
|
|
DEVICE_BIG_ENDIAN,
|
|
DEVICE_LITTLE_ENDIAN,
|
|
};
|
|
|
|
/* address in the RAM (different from a physical address) */
|
|
#if defined(CONFIG_XEN_BACKEND)
|
|
typedef uint64_t ram_addr_t;
|
|
# define RAM_ADDR_MAX UINT64_MAX
|
|
# define RAM_ADDR_FMT "%" PRIx64
|
|
#else
|
|
typedef uintptr_t ram_addr_t;
|
|
# define RAM_ADDR_MAX UINTPTR_MAX
|
|
# define RAM_ADDR_FMT "%" PRIxPTR
|
|
#endif
|
|
|
|
extern ram_addr_t ram_size;
|
|
|
|
/* memory API */
|
|
|
|
typedef void CPUWriteMemoryFunc(void *opaque, hwaddr addr, uint32_t value);
|
|
typedef uint32_t CPUReadMemoryFunc(void *opaque, hwaddr addr);
|
|
|
|
void qemu_ram_remap(struct uc_struct *uc, ram_addr_t addr, ram_addr_t length);
|
|
/* This should not be used by devices. */
|
|
ram_addr_t qemu_ram_addr_from_host(struct uc_struct* uc, void *ptr);
|
|
RAMBlock *qemu_ram_block_by_name(struct uc_struct* uc, const char *name);
|
|
RAMBlock *qemu_ram_block_from_host(struct uc_struct* uc, void *ptr, bool round_offset,
|
|
ram_addr_t *offset);
|
|
void qemu_ram_set_idstr(struct uc_struct *uc, RAMBlock *block, const char *name, DeviceState *dev);
|
|
void qemu_ram_unset_idstr(struct uc_struct *uc, RAMBlock *block);
|
|
const char *qemu_ram_get_idstr(RAMBlock *rb);
|
|
|
|
bool cpu_physical_memory_rw(AddressSpace *as, hwaddr addr, uint8_t *buf,
|
|
int len, int is_write);
|
|
static inline void cpu_physical_memory_read(AddressSpace *as, hwaddr addr,
|
|
void *buf, int len)
|
|
{
|
|
cpu_physical_memory_rw(as, addr, buf, len, 0);
|
|
}
|
|
static inline void cpu_physical_memory_write(AddressSpace *as, hwaddr addr,
|
|
const void *buf, int len)
|
|
{
|
|
cpu_physical_memory_rw(as, addr, (void *)buf, len, 1);
|
|
}
|
|
void *cpu_physical_memory_map(AddressSpace *as, hwaddr addr,
|
|
hwaddr *plen,
|
|
int is_write);
|
|
void cpu_physical_memory_unmap(AddressSpace *as, void *buffer, hwaddr len,
|
|
int is_write, hwaddr access_len);
|
|
void *cpu_register_map_client(void *opaque, void (*callback)(void *opaque));
|
|
|
|
bool cpu_physical_memory_is_io(AddressSpace *as, hwaddr phys_addr);
|
|
|
|
/* Coalesced MMIO regions are areas where write operations can be reordered.
|
|
* This usually implies that write operations are side-effect free. This allows
|
|
* batching which can make a major impact on performance when using
|
|
* virtualization.
|
|
*/
|
|
void qemu_flush_coalesced_mmio_buffer(void);
|
|
|
|
uint32_t ldub_phys(AddressSpace *as, hwaddr addr);
|
|
uint32_t lduw_le_phys(AddressSpace *as, hwaddr addr);
|
|
uint32_t lduw_be_phys(AddressSpace *as, hwaddr addr);
|
|
uint32_t ldl_le_phys(AddressSpace *as, hwaddr addr);
|
|
uint32_t ldl_be_phys(AddressSpace *as, hwaddr addr);
|
|
uint64_t ldq_le_phys(AddressSpace *as, hwaddr addr);
|
|
uint64_t ldq_be_phys(AddressSpace *as, hwaddr addr);
|
|
void stb_phys(AddressSpace *as, hwaddr addr, uint32_t val);
|
|
void stw_le_phys(AddressSpace *as, hwaddr addr, uint32_t val);
|
|
void stw_be_phys(AddressSpace *as, hwaddr addr, uint32_t val);
|
|
void stl_le_phys(AddressSpace *as, hwaddr addr, uint32_t val);
|
|
void stl_be_phys(AddressSpace *as, hwaddr addr, uint32_t val);
|
|
void stq_le_phys(AddressSpace *as, hwaddr addr, uint64_t val);
|
|
void stq_be_phys(AddressSpace *as, hwaddr addr, uint64_t val);
|
|
|
|
void cpu_physical_memory_write_rom(AddressSpace *as, hwaddr addr,
|
|
const uint8_t *buf, int len);
|
|
void cpu_flush_icache_range(AddressSpace *as, hwaddr start, int len);
|
|
|
|
extern struct MemoryRegion io_mem_rom;
|
|
extern struct MemoryRegion io_mem_notdirty;
|
|
|
|
typedef int (RAMBlockIterFunc)(const char *block_name, void *host_addr,
|
|
ram_addr_t offset, ram_addr_t length, void *opaque);
|
|
|
|
int qemu_ram_foreach_block(struct uc_struct *uc, RAMBlockIterFunc func, void *opaque);
|
|
|
|
#endif
|
|
|
|
#endif /* !CPU_COMMON_H */
|