James Hogan 0afa0c8ddc target/mips: Use BS_EXCP where interrupts are expected ... Commit e350d8ca3ac7 ("target/mips: optimize indirect branches") made indirect branches able to directly find the next TB and jump straight to it without breaking out of translated code and going around the main execution loop. This breaks the assumption in target/mips/translate.c that BS_STOP is sufficient to cause pending interrupts to be handled, since interrupts are only checked in the main loop. Fix a few of these assumptions by using gen_save_pc to update the saved PC and using BS_EXCP instead of BS_STOP: - [D]MFC0 CP0_Count may trigger a timer interrupt which should be immediately handled. - [D]MTC0 CP0_Cause may trigger an interrupt (but in fact translation was only even being stopped in the DMTC0 case). - [D]MTC0 CP0_<any> when icount is used is assumed could potentially cause interrupts. - EI may trigger an interrupt which was pending. I specifically hit this case when running KVM nested in mipsel-softmmu. A timer interrupt while the 2nd guest was executing is caught by KVM which switches back to the normal Linux exception base and re-enables interrupts with EI. Since the above commit QEMU doesn't leave translated code until the nested KVM has already restored the KVM exception base and returned to the 2nd guest, at which point it is too late to check for pending interrupts and it gets stuck in an infinite loop of unhandled interrupts. Something similar was needed for ARM in commit b29fd33db578 ("target/arm: use DISAS_EXIT for eret handling"). Backports commit b74cddcbf6063f684725e3f8bca49a68e30cba71 from qemu		2018-03-04 01:32:24 -05:00
..
cpu-qom.h	Move target-* CPU file into a target/ folder	2018-03-01 22:50:58 -05:00
cpu.c	Move target-* CPU file into a target/ folder	2018-03-01 22:50:58 -05:00
cpu.h	target/mips: Add segmentation control registers	2018-03-04 01:00:42 -05:00
dsp_helper.c	Move target-* CPU file into a target/ folder	2018-03-01 22:50:58 -05:00
helper.c	mips: Improve segment defs for KVM T&E guests	2018-03-04 01:26:42 -05:00
helper.h	target/mips: Add segmentation control registers	2018-03-04 01:00:42 -05:00
lmi_helper.c	Move target-* CPU file into a target/ folder	2018-03-01 22:50:58 -05:00
Makefile.objs	Move target-* CPU file into a target/ folder	2018-03-01 22:50:58 -05:00
mips-defs.h	Move target-* CPU file into a target/ folder	2018-03-01 22:50:58 -05:00
msa_helper.c	Move target-* CPU file into a target/ folder	2018-03-01 22:50:58 -05:00
op_helper.c	target-mips: apply CP0.PageMask before writing into TLB entry	2018-03-04 01:27:51 -05:00
TODO	Move target-* CPU file into a target/ folder	2018-03-01 22:50:58 -05:00
translate.c	target/mips: Use BS_EXCP where interrupts are expected	2018-03-04 01:32:24 -05:00
translate_init.c	target/mips: Enable CP0_EBase.WG on MIPS64 CPUs	2018-03-04 01:09:47 -05:00
unicorn.c	Move target-* CPU file into a target/ folder	2018-03-01 22:50:58 -05:00
unicorn.h	Move target-* CPU file into a target/ folder	2018-03-01 22:50:58 -05:00