Ian Jiang 5c3a2f391c riscv: Add helper to make NaN-boxing for FP register ... The function that makes NaN-boxing when a 32-bit value is assigned to a 64-bit FP register is split out to a helper gen_nanbox_fpr(). Then it is applied in translating of the FLW instruction. Backports commit 354908cee1f7ff761b5fedbdb6376c378c10f941 from qemu		2021-02-25 11:53:27 -05:00
..
arm	arm/translate: Do not tracecode when in an IT block	2021-02-07 19:14:32 +00:00
i386	target/i386: Remove obsolete TODO file	2020-06-15 13:22:56 -04:00
m68k	target/m68k: implement opcode fetoxm1	2020-06-14 21:13:29 -04:00
mips	target/mips: Support variable page size	2020-06-14 21:09:51 -04:00
riscv	riscv: Add helper to make NaN-boxing for FP register	2021-02-25 11:53:27 -05:00
sparc	softfloat: Name compare relation enum	2020-05-21 18:08:52 -04:00