yuzu/unicorn
1
0
Fork 0
mirror of https://github.com/yuzu-emu/unicorn.git synced 2025-01-12 06:35:35 +00:00
Code Issues Packages Projects Releases Wiki Activity
unicorn/qemu/target/riscv/insn_trans
History
Bastian Koppelmann 6190837e2f
target/riscv: Remove manual decoding from gen_store() 
With decodetree we don't need to convert RISC-V opcodes into to MemOps
as the old gen_store() did.

Backports commit bce8a342a1f0919479d18ec812b100136daa746b from qemu
2019-03-19 05:05:14 -04:00
..
trans_privileged.inc.c target/riscv: Convert RV priv insns to decodetree 2019-03-19 04:40:24 -04:00
trans_rva.inc.c target/riscv: Convert RV64A insns to decodetree 2019-03-18 16:27:53 -04:00
trans_rvc.inc.c target/riscv: Convert quadrant 2 of RVXC insns to decodetree 2019-03-19 04:53:07 -04:00
trans_rvd.inc.c target/riscv: Convert RV64D insns to decodetree 2019-03-18 16:57:16 -04:00
trans_rvf.inc.c target/riscv: Convert RV64F insns to decodetree 2019-03-18 16:43:17 -04:00
trans_rvi.inc.c target/riscv: Remove manual decoding from gen_store() 2019-03-19 05:05:14 -04:00
trans_rvm.inc.c target/riscv: Convert RV32A insns to decodetree 2019-03-18 16:25:50 -04:00