Alistair Francis ab7c1570d8 target/riscv: Add the force HS exception mode ... Add a FORCE_HS_EXCEP mode to the RISC-V virtulisation status. This bit specifies if an exeption should be taken to HS mode no matter the current delegation status. This is used when an exeption must be taken to HS mode, such as when handling interrupts. Backports commit c7b1bbc80fc2af17395d3986c346fd2307e57829 from qemu		2020-03-22 01:16:55 -04:00
..
arm	target/arm: Implement ARMv8.3-CCIDX	2020-03-22 00:17:37 -04:00
i386	target/i386: check for empty register in FXAM	2020-03-21 19:43:24 -04:00
m68k	m68k: Fix regression causing Single-Step via GDB/RSP to not single step	2020-03-21 12:15:08 -04:00
mips	target/arm: fix TCG leak for fcvt half->double	2020-03-21 13:14:47 -04:00
riscv	target/riscv: Add the force HS exception mode	2020-03-22 01:16:55 -04:00
sparc	target/sparc: sun4u Invert Endian TTE bit	2020-01-07 19:21:30 -05:00