mirror of
https://github.com/yuzu-emu/unicorn.git
synced 2025-01-11 14:05:30 +00:00
dc1f2247ec
The architecture permits FPUs which have only single-precision support, not double-precision; Cortex-M4 and Cortex-M33 are both like that. Add the necessary checks on the MVFR0 FPDP field so that we UNDEF any double-precision instructions on CPUs like this. Note that even if FPDP==0 the insns like VMOV-to/from-gpreg, VLDM/VSTM, VLDR/VSTR which take double precision registers still exist. Backports commit 1120827fa182f0e76226df7ffe7a86598d1df54f from qemu |
||
|---|---|---|
| .. | ||
| arm | ||
| i386 | ||
| m68k | ||
| mips | ||
| riscv | ||
| sparc | ||