yuzu/unicorn
1
0
Fork 0
mirror of https://github.com/yuzu-emu/unicorn.git synced 2025-03-26 20:35:11 +00:00
Code Issues Packages Projects Releases Wiki Activity

target/riscv: Remove the hret instruction

Browse source 
The hret instruction does not exist in the new spec versions, so remove
it from QEMU.

Backports commit 0736febb2d0e1bb503ca07091c16a16e78480366 from qemu
This commit is contained in:
Alistair Francis 2020-03-22 01:44:53 -04:00 committed by Lioncash
parent 13a7b74827
commit 1e17cbc52c
2 changed files with 0 additions and 6 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

1
qemu/target/riscv/insn32.decode
View file

@ -75,7 +75,6 @@ ecall 000000000000 00000 000 00000 1110011
ebreak 000000000001 00000 000 00000 1110011 ebreak 000000000001 00000 000 00000 1110011
uret 0000000 00010 00000 000 00000 1110011 uret 0000000 00010 00000 000 00000 1110011
sret 0001000 00010 00000 000 00000 1110011 sret 0001000 00010 00000 000 00000 1110011
hret 0010000 00010 00000 000 00000 1110011
mret 0011000 00010 00000 000 00000 1110011 mret 0011000 00010 00000 000 00000 1110011
wfi 0001000 00101 00000 000 00000 1110011 wfi 0001000 00101 00000 000 00000 1110011
hfence_gvma 0110001 ..... ..... 000 00000 1110011 @hfence_gvma hfence_gvma 0110001 ..... ..... 000 00000 1110011 @hfence_gvma

5
qemu/target/riscv/insn_trans/trans_privileged.inc.c
View file

@ -59,11 +59,6 @@ static bool trans_sret(DisasContext *ctx, arg_sret *a)
#endif #endif
} }
static bool trans_hret(DisasContext *ctx, arg_hret *a)
{
return false;
}
static bool trans_mret(DisasContext *ctx, arg_mret *a) static bool trans_mret(DisasContext *ctx, arg_mret *a)
{ {
#ifndef CONFIG_USER_ONLY #ifndef CONFIG_USER_ONLY