yuzu/unicorn
1
0
Fork 0
mirror of https://github.com/yuzu-emu/unicorn.git synced 2024-12-26 00:55:30 +00:00
Code Issues Packages Projects Releases Wiki Activity
unicorn/qemu/target/riscv
History
Bastian Koppelmann f91f286ed2
target/riscv: Remove manual decoding from gen_load() 
With decodetree we don't need to convert RISC-V opcodes into to MemOps
as the old gen_load() did.

Backports commit 98898b20e9cca462843c22ad952c216ffd57d654 from qemu
2019-03-19 05:02:25 -04:00
..
insn_trans target/riscv: Remove manual decoding from gen_load() 2019-03-19 05:02:25 -04:00
cpu.c target/riscv: Initial introduction of the RISC-V target 2019-03-08 21:46:10 -05:00
cpu.h target/riscv: Initial introduction of the RISC-V target 2019-03-08 21:46:10 -05:00
cpu_bits.h target/riscv: Initial introduction of the RISC-V target 2019-03-08 21:46:10 -05:00
cpu_helper.c target/riscv: Initial introduction of the RISC-V target 2019-03-08 21:46:10 -05:00
cpu_user.h target/riscv: Initial introduction of the RISC-V target 2019-03-08 21:46:10 -05:00
csr.c target/riscv: Initial introduction of the RISC-V target 2019-03-08 21:46:10 -05:00
fpu_helper.c target/riscv: Initial introduction of the RISC-V target 2019-03-08 21:46:10 -05:00
helper.h target/riscv: Initial introduction of the RISC-V target 2019-03-08 21:46:10 -05:00
insn16.decode target/riscv: Convert quadrant 2 of RVXC insns to decodetree 2019-03-19 04:53:07 -04:00
insn32-64.decode target/riscv: Convert RV64D insns to decodetree 2019-03-18 16:57:16 -04:00
insn32.decode target/riscv: Convert RV priv insns to decodetree 2019-03-19 04:40:24 -04:00
instmap.h target/riscv: Initial introduction of the RISC-V target 2019-03-08 21:46:10 -05:00
Makefile.objs target/riscv: Convert quadrant 0 of RVXC insns to decodetree 2019-03-19 04:45:53 -04:00
op_helper.c target/riscv: Initial introduction of the RISC-V target 2019-03-08 21:46:10 -05:00
pmp.c target/riscv: Initial introduction of the RISC-V target 2019-03-08 21:46:10 -05:00
pmp.h target/riscv: Initial introduction of the RISC-V target 2019-03-08 21:46:10 -05:00
translate.c target/riscv: Remove manual decoding from gen_load() 2019-03-19 05:02:25 -04:00
unicorn.c target/riscv: Initial introduction of the RISC-V target 2019-03-08 21:46:10 -05:00
unicorn.h target/riscv: Initial introduction of the RISC-V target 2019-03-08 21:46:10 -05:00