unicorn/qemu/target/mips
Jiaxun Yang 5ca33a4aaa target/mips: Fix loongson multimedia condition instructions
Loongson multimedia condition instructions were previously implemented as
write 0 to rd due to lack of documentation. So I just confirmed with Loongson
about their encoding and implemented them correctly.

Backports commit 84878f4c00a7beca1d1460e2f77a6c833b8d0393 from qemu
2020-04-30 07:14:10 -04:00
..
cp0_timer.c
cpu-param.h
cpu-qom.h
cpu.c target/mips: Switch to do_transaction_failed() hook 2019-11-28 02:54:53 -05:00
cpu.h target/mips: Add implementation of GINVT instruction 2020-03-21 13:01:35 -04:00
dsp_helper.c
helper.c target/mips: Add implementation of GINVT instruction 2020-03-21 13:01:35 -04:00
helper.h target/mips: Add implementation of GINVT instruction 2020-03-21 13:01:35 -04:00
internal.h target/mips: Add implementation of GINVT instruction 2020-03-21 13:01:35 -04:00
lmi_helper.c
Makefile.objs
mips-defs.h
msa_helper.c
op_helper.c target/arm: fix TCG leak for fcvt half->double 2020-03-21 13:14:47 -04:00
TODO
translate.c target/mips: Fix loongson multimedia condition instructions 2020-04-30 07:14:10 -04:00
translate_init.c
unicorn.c
unicorn.h